## Mullard technical handbook

## **Book one**

Semiconductor devices

## Part two

Transistors BFQ10 to OC36 including 2N numbers





The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

'Mullard' is the trademark of Mullard Limited and is registered in most of the principal countries of the world.

#### © Mullard Limited, September 1974

### Book 1 comprises the following parts—

- Part 1 Transistors and accessories
- Part 2 Transistors and accessories
- Part 3 Diodes, photodiodes and phototransistors
- Part 4 Rectifier diodes, rectifier diode stacks, medium and high-power voltage regulator diodes, transient suppressor diodes
- Part 5 Thyristors, thyristor stacks and accessories
- Part 6 Digital integrated circuits
- Part 7 Linear integrated circuits

Made and printed in England by Wightman & Co., Ltd.

A \* 1/2



## SEMICONDUCTOR DEVICES

Transistors
BFQ10 to OC36
(including 2N types)

MULLARD LTD., MULLARD HOUSE, TORRINGTON PLACE, LONDON, WC1E 7HD

Telephone 01-580 6633

Telex: 264341

#### DATA HANDBOOK SYSTEM

The Mullard data handbook system is made up of three sets of books, each comprising several parts.

The three sets of books, easily identifiable by the colours on their covers, are as follows:

Book 1	(blue)	Semiconductor devices and
		integrated circuits
Book 2	(orange)	Valves and tubes
Book 3	(green)	Passive components, materials and assemblies.

Each part is completely reviewed annually; revised and reprinted where necessary. Revisions to previous data are indicated by an arrow in the margin.

The data contained in these books are as accurate and up to date as it is reasonably possible to make them at the time of going to press. It must however be understood that no guarantee can be given here regarding the availability of the various devices or that their specifications may not be changed before the next edition is published.

The devices on which full data are given in these books are those around which we would recommend equipment to be designed. Where appropriate, other types no longer recommended for new equipment designs, but generally available for equipment production are listed separately with abridged data. Data sheets for these types may be obtained on request. Older devices on which data may still be obtained on request are also included in the index of the appropriate part of each book.

Requests for information on the data handbook system and for individual data sheets should be made to

Central Technical Services Mullard Limited New Road Mitcham Surrey CR4 4XY

Telephone: 01-648 3471 Telex: 22194

Information regarding price and availability of devices must be obtained from our authorised agents or from our representatives.

# **SELECTION GUIDE**

# 1. SMALL/MEDIUM SIGNAL TRANSISTORS Germanium types

	Type No.	P-N	N-P	General Purpose	Switching	v Noise	\	V <sub>CE</sub> max (V)			n <sub>FE</sub> mir	1	P <sub>to t</sub> max (mW)	Case
		ż	P-	Ger	Sw	Low	≥15	≥30	≥ 60	≤30	<60	≥60		
	AC127	*		*				*			*		340	TO-1
ı	AC128		*	*				*				*	1000	TO-1
١	AC176	*		*				*	10		*		700	TO-1
1	AC187	*		*			*					*	1000	TO-1
	AC188		*	*			*					*	1000	TO-1

## P-N-P Silicon alloy types

Туре	ral	ching		V <sub>CE</sub> max			h <sub>FE</sub> min		P <sub>tot</sub> max (mW)	Case
No.	General Purpose	Switching	≥15	≥30	≥60	≤30	<60	≥60		
BCY30	*	*			*	*			250	TO-5
BCY31 BCY32	*	*			*		*	*	250 250	TO-5 TO-5
ВСҮ33	*	*		*		*			250	TO-5
BCY34	*	*		*			*		250	TO-5
BCY38	*	*		*		*			410	TO-5
BCY39	*	*			*	*			410	TO-5
BCY40	*	*		*			*		410	TO-5
BCY54	*	*		*			*		410	TO-5

## SMALL/MEDIUM SIGNAL TRANSISTORS (cont.) N-P-N Silicon planar types

Туре	- e	Switching	Noise	V	/ <sub>CE</sub> ma	x		f <sub>T</sub> (GHz)		P <sub>to t</sub> max (mW)	Case
No.	General	/itch	Low A							(11144)	
	s J	S	Lo	≥15	≥30	≥ 60	< 0.4	< 1.0	> 1.0		
BC107†	*	*			*		*			300	TO-18
BC108†	*	*		*			*			300	TO-18
BC109†	*		*	*			*			300	TO-18
BC147	*				*		*			300	lock-fit
BC148	*			*			*			300	lock-fit
BC149	*		*	*			*			300	lock-fit
BC547	*				*		*			300	TO-92
BC548	*			*			*			300	TO-92
BC549	*		*	*			*			300	TO-92
BCW31R	*			*			*			200	μ min
BCW32R	*			*			*			200	μ min
BCW33R	*			*			*			200	μ min
BCW71R	*				*		*			200	μ min
BCW72R	*				*		*		1	200	μ min
BCX19	*	*			*		*			310	μ min
BCX20	*	*		*			*			310	μ min
BCX31	*					*	*		- 1	1000	lock-fit
BCX32	*					*	*			1000	lock-fit
ВСХ33	*			3.00	*	0.3	*			1000	lock-fit
BCX34	*				*	1	*			1000	lock-fit
BF180	*		*			100		*		150	TO-72
BF181	*		*	*			-	*		150	TO-72
BF194	*		*	*			*			220	lock-fit
BF195	*		*	*			*			220	lock-fit
BF196	*		*	*			*			250	lock-fit
BF197	*			*				*		250	lock-fit
BF200	*		*	*			*		-	150	TO-72
BF336	*					*	*			3000	TO-39
BF337	*				1	*	*			3000	TO-39
BF338	*				3 - 6	*	*			3000	TO-39
BF355		*				*	*		- 3	3000	TO-39
BF362	*			*			1	*		120	T pack
BF363	*			*				*		120	T pack
BFR63	*		*	*					*	3500	Capstan
BFR64	*		*	*					*	3500	Capstan
BFR90	*		*	*					*	180	T pack
BFR91	*		*	*					*	180	T pack

## SMALL/MEDIUM SIGNAL TRANSISTORS (cont.) N-P-N Silicon planar types (cont.)

Туре	ral	hing	Noise	١	V <sub>CE</sub> ma	ıx		f <sub>T</sub> (GH:	z)	P <sub>tot</sub>	Case
No.	General Purpose	Switching	Low	≥15	≥ 30	≥ 60	< 0.4	<1.0	> 1-0	(mW)	
BFR92	*		*	*	FA		PIN		*	180	μ min
BFR93	*		*						*	180	μ min
BFS17R	*		*	*					*	200	μ min
BFS20R	*			*				*		200	μ min
BFT24	*		*	‡					*	30	T pack
BFT25	*		*	‡					*	30	μ min
BFW16A	*		*	*					*	1500	TO-39
BFW17A	*			*					*	1500	TO-39
BFW30	*		*	*					*	250	TO-72
BFX84	*	*				*	*			800	TO-5
BFX85	*	*			-	*	*			800	TO-5
BFX86	*	*			*		*			800	TO-5
BFX89	*		*	*					*	200	TO-72
BFY50†	*	*				*	*			800	TO5
BFY51†	*	*				*	*			800	TO-5
BFY52†	*	*			*		*			800	TO-5
BFY90	*		М	*			*			800	TO-5
BSS40	*		*	*			_		*	200 360	TO-72 TO-18
BSS41		$\star$			$\star$		*			360	TO-18
BSV52R		*			*		*			200	μ min
BSW66		*			*			*		800	ΤO-5
BSW67		*				*	*			800	TO-5
BSW68		*				*				800	TO-5
BSX19	4	*				*	*			360	TO-18
BSX20	*	*			*			*		360	TO-18
BSX21	*	*			*	*	*	×		300	TO-18
BSX59	^	*			*	*	*			800	TO-15
BSX60	-	*		*	^		*			800	TO-5
BSX61	775	*		^	*		*			800	TO-5
BSY95A		*		*	^		*			300	TO-18
2N1613	*	*				*	<del>*</del>			800	TO-5
2N1711	*	*			*		*	N- I	10	800	TO-5
2N2297	*	*			*		<b>*</b>		1 11	800	TO-5
2N2369A		*		*	^			*		360	TO-18
2N3053		*			*		*		9	800	TO-5

<sup>†</sup>Also available to BS 9365-F012

<sup>‡</sup>V<sub>CEO</sub> max=5V

## SMALL/MEDIUM SIGNAL TRANSISTORS (cont.) P-N-P Silicon planar types

Type No.	sral	Switching	Low Noise	V	<sub>CE</sub> ma	х		f <sub>T</sub> (MHz)		P <sub>tot</sub> max	Case
140.	General Purpose	Swit	Low	≥ i5	≥30	≥60	< 200	< 400	>.400	(mW)	
BC157	*			190	*		*			300	lock-fit
BC158	*			*			*			300	lock-fit
BC159	*		*	*			*			300	lock-fit
BC327	*				*		*			625	Plastic
BC328	*			*			*			625	Plastic
BC557	*				*		*			300	TO-92
BC558	*			*			*			300	TO-92
BC559	*		*	*			*	1		300	TO-92
BCW29R	*		*	*			*		/	200	μ min
BCW30R	*		*	*			*	1		200	μ min
BCW69R	*				*		*			200	μ min
BCW70R	*				*		*			200	μ min
BCX17	*	*			*		*			310	μ min
BCX18	*	*		*			*			310	μ min
BCX35	*					*	*	-		1000	lock-fit
BCX36	*					*	*			1000	lock-fit
BCX37	*				*		*			1000	lock-fit
BCY70†	*	*	*		*			*		350	TO-18
BCY71†	*		$\star$		*			*		350	TO-18
BCY72†	*	*	*	*				*		350	TO-18
BF324	*		$\star$		*				*	250	TO-92
BF450	*		*		*			*		250	TO-92
BF451	*		*		*			*		250	TO-92
BFX29‡	*	*				*	*			600	TO-5
BFX30‡		*				*				600	TO-5
BFX87	*	*			*		*			600	TO-5
BFX88	*	*			*		*			600	TO-5
BSV68		*				*	*			250	TO-18
2N2904	*	*			*			*	-	600	TO-5
2N2904A	*	*				*		*	F	600	TO-5
2N2905	*	*			*			*		600	TO-5
2N2905A	*	*				*		*		600	TO-5
2N2906	*	*			*			*		400	TO-18
2N2906A	*	*				*		*		400	TO-18
2N2907	*	*			*			*		400	TO-18
2N2907A	*	*				*		*		400	TO-18

<sup>†</sup> Also available to BS9365-F009

# 2. L.F./H.F. POWER TRANSISTORS Silicon types

							-			
Type No.	N-P-N	P-N-P	General Purpose	Switching	H.F.	V <sub>CE</sub> ('	max V) ≥70	h <sub>FE</sub> min	P <sub>tot</sub> max (W)	Case
	_	-	0 -	0,		>00	2,0	> 00		
PD404										
BD131 BD132	*		*		*	*		*	15	TO-126
BD132		*	*		*	*		*	15	TO-126
BD135	*		*		*	*		*	15	TO-126
BD136	*	*	*		*	*		*	6·5 6·5	TO-126 TO-126
BD137	*	×	*		*	*		*	6.6	TO-126
BD138	_	*	*	1	*	*		*	6.5	TO-126
BD139	*	^	*		*	_	4	*	6.5	TO-126
BD140	^	*	*		*		* *	*	6.5	TO-126
BD181	*	^	*	E	^	*	^	^	117	TO-120
BD182	<b>→</b>		*			*	1		117	TO-3
BD183	*		*				*		117	TO-3
BD184	*		*				*		117	TO-3
BD201	*		*			*		*	55	Plastic
BD202		*	*			*		*	55	Plastic
BD203	*		*			*		*	55	Plastic
BD204		*	*			*		*	55	Plastic
BD232	*		*		*		300V		7	TO-126
BD233	*		*			*		2	25	TO-126
BD234		*	*			*			25	TO-126
BD235	*		*			*		1	25	TO-126
BD236		*	*			*			25	TO-126
BD237	*		*				*		25	TO-126
BD238		*	*	1			*		25	TO-126
BD433	*	-	*			-		*	36	TO-126
BD434		*	*					*	36	TO-126
BD435	*		*					*	36	TO-126
BD436		*	*					*	36	TO-126
BD437	*		*			*		*	36	TO-126
BD438		*	*			*		*	36	TO-126
BDX35	*			*	*	*		*	15	TO-126
BDX36	*			*	*	*		*	15	TO-126
BDX37	*			*	*		*	*	15	TO-126
BDY20	*		*	*		*			115	TO-3
BDY38	*		*			*		*	115	TO-3

# L.F./H.F. POWER TRANSISTORS (cont.) Silicon types (cont.)

	Type No.	N-P-N	P-N-P	General Purpose	Switching	H.F.		max V) ≥70	h <sub>FE</sub> min	P <sub>tot</sub> max (W)	Case
1		2	а.	0 4	S		<b>= 55</b>	= 10	<b>= 50</b>		
1	BDY90	*		*	*	*		*	*	40	TO-3
1	BDY91	*		*	*	*		*	*	40	TO-3
1	BDY92	*		*	*	*	*	1	*	40	TO-3
1	BDY93	*		*	*		- 7	*		30	TO-3
1	BDY94	*		*	*			*		30	TO-3
1	BDY95	*		*	*			*		30	TO-3
1	BDY96	*		*	*			350V		40	TO-3
1	BDY97	*		*	*			300V		40	TO-3
1	BDY98	*		*	*			250V		40	TO-3
1	BSV64	*			*	*	*		*	5	TO-39
ı	BU126	*		*				750V		30	TO-3
1	BU133	*		*				750V		30	TO-3
1	BU204	*		*				1300V		10	TO-3
1	BU205	*		*				1500V	- 1	10	TO-3
	BU206	*		*				1700V		10	TO-3
	BU207	*		*	-			1300V		12.5	TO-3
	BU208	*		*				1500V		12.5	TO-3
	BU209	*		*	- 1-1			1700V		12.5	TO-3
	2N3055	*		*		1	*			115	TO-3
	2N3442	*		*				*		117	TO-3
	2N4347	*		*				*		100	TO-3

## Germanium types

Type No.	N-P-N	P-N-P	General Purpose	Switching	H.F.	\ ≥15	/ <sub>c∈</sub> max (V) ≥ 30	≥ 60	h <sub>FE</sub> min	P <sub>t ot</sub> max (W)	Case
AD149 AD161 AD162 OC28 OC29 OC35 OC36	*	* ***	*****	***		*	* **	*	** *		TO-3 SO-55 SO-55 TO-3 TO-3 TO-3

# 3. R.F. POWER DEVICES N-P-N Transistors

Type No.	V.H.F.	U.H.F.		max V)			C.W.) MHz)		Case
			≥18	≥33	175	400	470	1000	
BLX13 BLX14 BLX65 BLX66 BLX67 BLX69 BLX91 BLX92 BLX93 BLX94 BLY33 BLY34 BLY35 BLY36 BLY35 BLY36 BLY53A BLY55 BLY83 BLY85 BLY85 BLY85 BLY89A BLY85 BLY89A BLY90 BLY93A BLY97 2N3375 2N3553 2N3632	****	****	***	** **** * * ***	25† 50† 2 3 3 7 13 7·2 4 7 13 0·2 25 50 25 50 0·14 7·5 § 2·5 13·5		2 2·5 3 20 1·4 3 8 20	1·4 2.5 5	Capstan Stripline TO-39 Capstan Capstan Capstan Capstan Capstan Capstan TO-39 TO-60 TO-60 Capstan Capstan Capstan TO-60 Capstan Capstan Capstan Capstan TO-60 Capstan TO-60 TO-60 TO-60 TO-60
2N3866 2N4427	*	*	*	*	1	1	0.4		TO-39 TO-39

## Broad Band U.H.F. Amplifier Modules

Type No.	Frequency	V. supply	Po mi	n at Pdr
	range (MHz)	(V)	(W)	(W)
BGY22	380–512	13.5	2.5	0.05
BGY22A	420-480	12.5	2.5	0.05
BGY23	380-512	13.5	7	2.5
BGY23A	420–480	12.5	7	2.5

## 4. DARLINGTON TRANSISTORS

Type No.	Z	I-P	1	V <sub>CE</sub> m	nax √)		h <sub>FE</sub> at		P <sub>tot</sub> max	Case
	N-P-N	P-N-P	45	60	80	100		(A)	(W)	
BCX21	*		*				2000	0-15	3.5	TO-39
BDX42	*		*				1500	0.5	5	TO-126
BDX43	*			*			1500	0.5	5	TO-126
BDX44	*				*		1500	0.5	5	TO-126
BSS50	*		*				1500	0.5	5	TO-39
BSS51	*			*			1500	0.5	5	TO-39
BSS52	*				*		1500	0.5	5	TO-39
BD262		*		*			750	1.5	36	TO-126
BD262A		*			*		750	1.5	36	TO-126
BD262B		*				*	750	1.5	36	TO-126
BD263	*			*			750	1.5	36	TO-126
BD263A	*				*		750	1.5	36	TO-126
BD263B	*					*	750	1.5	36	TO-126
BDX62		*		*			1000	3	90	TO-3
BDX62A		*			*		1000	3	90	TO-3
BDX62B		*				*	1000	3	90	TO-3
BDX63	*			*			1000	3	90	TO-3
BDX63A	*				*		1000	3	90	TO-3
BDX63B	*					*	1000	3	90	TO-3
BDX64		*		*			1000	5	117	TO-3
BDX64A		*			*		1000	5	117	TO-3
BDX64B		*				*	1000	5	117	TO-3
BDX65	*			*			1000	5	117	TO-3
BDX65A	*				*		1000	5	117	TO-3
BDX65B	*					*	1000	5	117	TO-3

# FIELD-EFFECT TRANSISTORS (n-channel, depletion)

2N4861 BSV79 BFR31 BFQ14 BFQ12 BFQ11 2N4860 2N4859 2N4858 2N4857 2N4856 2N4393 2N4392 2N4391 2N4093 2N4092 2N4091 2N3966 2N3823 BFW10 BSV81 BSV80 BSV78 **BFW61** BFW11 **BFS28** BFR30 **BFR29** BFQ16 **BFQ15 BF245A** BFQ13 BFQ10 BF245B No. Junction \*\* \*\*\*\*\*\*\*\*\*\* \*\*\* gate Insulated \* \* \*\*\*\*\* gate General \* purpose Switching \*\*\* noise Low \* \*\*\* Low 'On \*\*\* resistance U.H.F. \* V<sub>DS</sub>max (V) 30 30 30 30 30 30 30 40 30 30 40 40 40 25 30 30 25 25 30 30 30 30 40 40 40 40 40 40 40 40 20 30 TO-18 TO-18 TO-18 TQ-18 TO-18 TO-18 TO-18 TO-18 10-72 TO-72 10-72 TO-18 TO-18 TO-18 10-72 TO-72 10-72 TO-18 TO-18 TO-18 TO-72 µ min TO-72 TO-71 TO-71 TO-71 TO-71 TO-71 TO-71 TO-92 TO-18 H min TO-71 TO-92 TO-92 Case

## 6. MICROMINIATURE TRANSISTORS

	Type No.	N-P-N	P-N-P	General Purpose Switching		Low Noise	V <sub>CE</sub> max (V)			f <sub>T</sub> (MHz)		P <sub>tot</sub> max (mW)	
	WIG	Z Z	P-R	Ger	Swi		≥15	≥ 30	≥ 60	< 200	<500	>1000	
	BCW29R		*	*		*	*			*			200
1	BCW30R		*	*		*	*			*		. 11	200
1	BCW31R	*		*			*				*		200
١	BCW32R	*		*		1/-1	*				*		200
	BCW33R	*		*			*				*		200
1	BCW69R		*	*				*		*			200
1	BCW70R		*	*				*		*			200
	BCW71R BCW72R	*		*				*			*		200
	BCX17	*		*				*			*		
۱	BCX17		*	*	X			*		*			310 310
	BCX19	*	×	*	*		*	*		*			310
	BCX20	*		*	*		*	×	- 3	*			310
	BFR30†	^		*		12	A		- 9	- ^			200
	BFR31†			*			*						200
	BFR92	*		*		*	*					*	180
	BFR93	*		*		*						÷	180
	BFS17R	*		*		*	*					*	200
	BFS20R	*		*			*				*		200
	BFT25	*		*		*	:					*	30
1	BSV52R	*			*		*				*		200

<sup>†</sup>Field effect transistors ‡V<sub>CEO</sub> max=5V

# GENERAL SECTION



**DEVICES** 

## INDEX

#### Section I. Type Nomenclature

This section explains the system of type nomenclature used for Mullard Semiconductor devices showing the significance of each type letter or number.

Section II. List of Symbols for Light Current Semiconductor Devices
This section gives the main symbols used in quoting ratings and characteristics
of Semiconductor Devices.

#### Section III. Explanation of Handbook Data

- 1. Form of issue
- 1.1 Types of data, Tentative Data, Final Data.
- 1.2 Presentation of data—division into description, Quick Reference, Outlines, Ratings, Characteristics, Application information, Environmental data. Curves.
- 2. Ratings.
- 2.1 Definition of the three Ratings System—Absolute Maximum, Design Centre, Design Maximum.
- 3. Transistor Ratings.
- 3.1 Transistor Voltage Ratings.
  Definitions of the main voltage ratings, V<sub>CB</sub>, V<sub>EB</sub>, V<sub>CE</sub> under various circuit and current conditions, showing their interdependence. Voltage ratings charts and permissible area of operation.
- 3.2 Transistor Current Ratings.
  Definitions of the main current ratings, I<sub>C</sub>, I<sub>E</sub>, I<sub>B</sub>, under various conditions.
- 3.3 Transistor Power Ratings.
  Definition of P<sub>tot</sub> maximum—distinction between steady state and pulse—dependence on temperature—de-rating chart—heatsinks and thermal resistance considerations.
- 3.4 Temperature Ratings. Definition of  $T_i$ ,  $T_{mb}$ ,  $T_{case}$ .

#### Section IV. Mounting and Soldering Recommendations


- 1. Mounting of 'Lockfit' Transistors.
- 1.1 Mounting on printed wiring boards.
- 1.2 Soldering.

Section V. Field Effect Transistors

Section VI. Safe Operating ARea for power transistors







#### **DEVICES**

#### **NOMENCLATURE**

#### Section 1

Mullard semiconductor devices are registered by Pro Electron.

The type nomenclature of a discrete device or, in certain cases, of a range of devices, consists of two letters followed by a serial number. The serial number may consist of three figures or of one letter and two figures depending on the main application of the device.

#### The first letter indicates the semiconductor material used:

- A germanium
- B silicon
- C compound materials such as gallium arsenide
- D compound materials such as indium antimonide
- R compound materials such as cadmium sulphide

#### The second letter indicates the general function of the device:

- A detection diode, high speed diode, mixer diode.
- B variable capacitance diode
- C transistor for a.f. applications (not power types)
- D power transistor for a.f. applications
- E tunnel diode
- F transistor for r.f. applications (not power types)
- G multiple of dissimilar devices; miscellaneous devices
- L power transistor for r.f. applications
- N photo-coupler
- P radiation sensitive device such as photodiode, phototransistor, photoconductive cell, or radiation detector diode
- Q radiation generating device such as light-emitting diode
- R controlling and switching device (e.g. thyristor) having a specified breakdown characteristic (not power types)
- S transistor for switching applications (not power types)
- T controlling and switching power device (e.g. thyristor) having a specified breakdown characteristic
- U power transistor for switching applications
- X multiplier diode such as varactor or step recovery diode
- Y rectifier diode, booster diode, efficiency diode
- Z voltage reference or voltage regulator diode, transient suppressor diode

The remainder of the type number is a **serial number** indicating a particular design or development and is in one of the following two groups:

- (a) Devices intended primarily for use in consumer applications (radio and television receivers, audio amplifiers, tape recorders, domestic appliances, etc.).
  - The serial number consists of three figures.
- (b) Devices intended mainly for applications other than (a), e.g. industrial, professional and transmitting equipments.
  The serial number consists of one letter (Z, Y, X, W, etc.) followed by two figures.





Where there is a range of variants of a basic type of rectifier diode, thyristor or voltage regulator diode the type number as defined above is often used to identify the range; further letters and figures are added after a hyphen to identify individual types within the range. These additions are as follows:

Rectifier Diodes and Thyristors

The group of figures indicates the rated repetitive peak reverse voltage,  $V_{\rm RRM}$ , or the rated repetitive peak off-state voltage,  $V_{\rm DRM}$ , whichever value is lower, in volts for each type.

The final letter  ${\bf R}$  is used to denote a reverse polarity version (stud-anode) where applicable. The normal polarity version (stud cathode) has no special final letter.

Voltage Regulator Diodes, Transient Suppression Diodes

The first letter indicates the nominal percentage tolerance in the operating voltage  $V_{\rm Z}.$ 

$$egin{array}{lll} A - \pm 1\% & D - \pm 10\% \\ B - \pm 2\% & E - \pm 15\% \\ C - \pm 5\% & \end{array}$$

The letter is omitted on transient suppressor diodes.

The group of figures indicates the typical operating voltage  $V_{\rm Z}$  for each type at the nominal operating current  $I_{\rm Z}$  rating of the range. For transient suppressor diodes the figure indicates the maximum recommended standoff voltage  $V_{\rm R}$ .

The letter V is used to denote a decimal sign.

The final letter R is used to denote a reverse polarity version (stud anode) where applicable. The normal polarity version (stud cathode) has no special final letter.

Examples:

BF362 Silicon r.f. transistor intended primarily for 'consumer' applica-

tions.

ACY17 Germanium a.f. transistor primarily for 'industrial' applications.

BTW24-800R Silicon thyristor for 'industrial' applications. In BTW24 range with 800V maximum repetitive peak voltage, reverse polarity,

stud connected to anode.

BZY88-C5V6 Silicon voltage regulator diode for 'industrial' applications. In BZY88 range with 5.6V operating voltage  $\pm 5\%$  tolerance.

RPY71 Photoconductive cell for 'industrial' applications.

#### **OLD SYSTEM**

Some earlier semiconductor diodes and transistors have type numbers consisting of two or three letters followed by a group of one, two or three figures.

The first letter is always 'O', indicating a semiconductor device.

The second (and third) letter(s) indicate the general class of device:

A — diode or rectifier C — transistor AP — photodiode CP — phototransistor

AZ — voltage regulator diode

The group of figures is a serial number indicating a particular design or development.


------ Mullard


#### Section II

#### LIST OF SYMBOLS FOR SEMICONDUCTOR DEVICES

These symbols are based on British Standard Specification No. 3363: "Letter Symbols for Semiconductor Devices." A full description of the system is contained in this publication.

#### **QUANTITY SYMBOLS**





#### Examples:

 $I_{\mathbf{E}}$ d.c. emitter current no signal.

r.m.s. value of varying component of emitter current.

 $l_{\rm e}$ iε Instantaneous value of varying component of emitter current.

Instantaneous value of total emitter current. İΕ

 $I_{\mathrm{E(AV)}}$  Average (d.c.) value of total emitter current with signal applied.

Average (d.c.) value of the varying component of the emitter current.  $I_{e(av)}$ 

Peak value of the varying component of the emitter current.  $l_{em}$ 

Peak value of the total emitter current.  $I_{EM}$ 





#### Subscripts for quantity sumbols

A, a	Anode terminal	l, i	Input
AV, av	Average	J, j	Junction
В, Ь	Base terminal	K, k	Cathode terminal
во	Breakover	M, m	Peak value
BR	Breakdown	О, о	Open-circuit, output
C, c	Collector terminal, conversion,	ΟV	Average value of overload
	capacitive	R, r	Resistive, reverse, repetitive
D, d	Delay, Off-state (i.e. non trigger) drain terminal	S, s	Short-circuit, series, shield, source
E, e	Emitter terminal	T, t	On-state (i.e. triggered)
F, f	Forward	W, w	Working
G, g	Gate terminal	X, x Z, z	Specified circuit, reactive
H, h	Holding	Z, Z	Reference or regulator (i.e. Zener), impedance

The letter O is used with three terminal devices as a third subscript only to denote that the terminal not indicated in the subscript is open-circuited.

The letter S is also used with three terminal devices as a third subscript to denote that the terminal not indicated in the subscript is shorted to the reference terminal.

#### Sequence of subscripts

The first subscript denotes the terminal at which the current or terminal voltage is measured.

The second subscript denotes the reference terminal or circuit mode that the current or terminal voltage is measured.

Where the reference terminal or circuit is understood the second subscript may be omitted where its use is not required to preserve the meaning of the symbol.

The supply voltage shall be indicated by repeating the terminal subscript. The reference terminal may then be designated by the third subscript. Examples  $V_{\rm EE}$ ,  $V_{\rm CC}$ ,  $V_{\rm BB}$ ,  $V_{\rm EEB}$ 

In devices having more than one terminal of the same type, the terminal subscripts shall be modified by adding a number following the subscript and on the same line.

#### Example B2

In multiple unit devices the terminal subscripts shall be modified by a number preceding the terminal subscript.

Example 2B

Where ambiguity might arise the complete terminal designations shall be separated by hyphens or commas.

#### Example V<sub>1C1-2C1</sub>

the voltage at the first collector of the first unit referred to the voltage at the first collector of the second unit.

The first subscript in the matrix notation shall identify the element of the four pole matrix.

- i input o output
- f forward transfer
- r reverse transfer

A second subscript may be used to identify the circuit configuration.

- e common emitter b common base
- c common collector
- Example  $V_{ie} = h_{ie} \cdot l_{ie} + h_{re} \cdot V_{oe}$

When the common terminal is understood the second subscript may be omitted.

Static value of parameters shall be indicated by the upper case (capital) subscripts.

The four pole matrix parameters of the device are represented by lower case symbols with the appropriate subscripts

The four pole matrix parameters of external circuits and of circuits in which the device forms only a small part are represented by upper case symbols with the appropriate subscripts.

$$H_i$$
 ,  $Z_o$ 

Symbols for the components of small-signal equivalent circuits used to represent devices are qualified by lower case symbols.

ELECTRICAL PARAMETERS		Associated
	Device	circuit
Resistance	r	R
Reactance	x	X
Impedance	z	Z
Admittance	У	Y
Conductance	ģ	G
Susceptance	Ь	В
Mutual inductance	m	M
Inductance	ĺ	Ĺ
Capacitance	c	C
Distortion	Ď	
Frequency limits	f max	
,	f min.	
Bandwidth	$\Delta f$	
Bandwidth (for associated circuits)		В
Noise factor		Ñ

#### List of Symbols for Semiconductor Devices

rist of Symbols i	or Semiconductor Devices
$C_d$	diode capacitance (reverse bias)
$C_{f}$	diode capacitance (forward bias)
Cib	transistor input capacitance (grounded base)
Cie	transistor input capacitance (grounded emitter)
Ci	junction capacitance (of the intrinsic diode)
Cmin	diode capacitance (at breakdown voltage)
C <sub>o</sub>	diode capacitance (zero bias)
C <sub>ob</sub>	transistor output capacitance (grounded base)
C <sub>oe</sub>	transistor output capacitance (grounded emitter)
_	parasitic (parallel) capacitance
C <sub>p</sub>	stray capacitance
C <sub>s</sub>	capacitance of the emitter depletion layer
C <sub>Te</sub>	capacitance of the collector depletion layer
C <sub>Te</sub>	•
$f_{co}$	varactor diode cut-off frequency
$f_{hfb}$	transistor cut-off frequency (the frequency at which the parameter indicated by the subscript is 0.7 times its low
f <sub>hfe</sub> ∫	frequency value)
f <sub>1</sub>	frequency of unity current transfer ratio modulus
<u>.</u> -	maximum frequency of oscillations
f <sub>max</sub>	tunnel diode resistive cut-off frequency
f <sub>r</sub>	· • • • • • • • • • • • • • • • • • • •
$f_{\mathbf{T}}$	transition frequency (common emitter gain-bandwidth product)
٤	tunnel diode negative conductance (of the intrinsic diode)
<b>g</b> p	small signal power gain
$G_{\mathtt{p}}$	large signal power gain
$h_{IB}$	the static value of the input resistance with the output voltage
$h_{IE}$ $\rangle$	held constant
h <sub>IC</sub>	noid constant
$h_{ib}(h_{11})$	The small-signal value of the input impedance with the output
$h_{1e}(h_{11})$	short-circuited to alternating current
$h_{ic}$	•
hrb )	The static value of the reverse voltage transfer ratio with the
h <sub>RE</sub> >	input current held constant
h <sub>RC</sub> J	
$h_{rb} (h_{12})$	The small-signal value of the reverse voltage transfer ratio
$h_{re}$ (h <sub>12</sub> ) $b_{re}$	with the output voltage held constant
h <sub>FB</sub> )	
h <sub>FE</sub>	The static value of the forward current transfer ratio with the
h <sub>FC</sub>	output voltage held constant
$h_{1b}(h_{21})$	The annual signal formand assumes amounted make such the
$h_{fe}(h_{21})$	The small-signal forward current transfer ratio with the
h <sub>fe</sub>	output short-circuited to alternating current
$h_{OB}$	The static value of the output conductance with the input
$h_{OE}$ $\rangle$	current held constant
h <sub>oc</sub> J	carrene nera comovano
$h_{ob}$ $(h_{22})$	The small-signal value of the output admittance with the
$h_{oe}$ ( $h_{22}$ ) $\rangle$	input open-circuited to alternating current
h <sub>oc</sub>	
$h_{\mathbf{FE}(\mathbf{sat})}$	transient forward current transfer ratio in saturation
$h_{FEL}$	inherent forward current transfer ratio = $\frac{I_{C}-I_{CBO}}{I_{C}+I_{CBO}}$
E EII	$l_{\rm B}+l_{\rm CBO}$



## **SEMICONDUCTOR DEVICES**

## GENERAL EXPLANATORY NOTES

total d.c. current IR. Ic. IE

 $I_{B(AV)}I_{C(AV)}I_{E(AV)}$  average (d.c.) value of total current

base current (with both junctions reverse biased)

IBEX, ICEX base (respectively collector) cut off current in a specified

IBM, ICM, IEM peak value of total current

r.m.s. value of varying component of current  $l_{\rm b}$  ,  $l_{\rm c}$  ,  $l_{\rm e}$ lum, lem, lem peak value of varying component of current

instantaneous total value of current in ic. le

instantaneous value of varying component of current ib, ic, ie

thyristor breakover current (d.c.) Libor

collector cut-off current (emitter open-circuited) ICBO

ICBS , ICES collector cut-off current (emitter short-circuited to base) collector current with both junctions reverse biased with

ICBX

respect to base

ICEO. collector cut-off current (base open-circuit)

collector cut-off current (with specified resistance between ICER.

base and emitter)

ln thyristor continuous (d.c.) off-state current, field effect

transistor drain current

emitter cut-off current (collector open-circuit) LEBO

emitter current with both junctions reverse biased with **JERN** 

respect to base

D.C. forward current 15

instantaneous forward current İF average forward current IF(AV) thyristor forward gate current lec: I FOM thyristor peak forward gate current

peak forward current I<sub>FM</sub>

IF(OV), IFOM overload mean forward current repetitive peak forward current IFRM surge (non-repetitive) forward current 1<sub>FSM</sub> thyristor gate non-trigger current  $I_{GD}$ thyristor gate trigger current lgr thyristor gate turn-off current lgo thyristor holding current (d.c.) h thyristor latching current  $l_L$ 

average output current lo repetitive peak output current lorm tunnel diode peak point current IР

 $I_p/I_V$ tunnel diode peak to valley point current ratio

continuous (d.c.) reverse leakage current l<sub>R</sub> instantaneous reverse leakage current iĸ thyristor reverse gate current lec.

repetitive peak reverse current larm **IRSM** non-repetitive peak reverse current

source current  $l_{\rm S}$ 

17 thyristor continuous (d.c.) on-state current thyristor overload mean on-state current IT(OV)

thyristor average on-state current IT(AV)

thyristor repetitive peak on-state current  $I_{TRM}$ thyristor non-repetitive peak on-state current  $I_{TSM}$ 



# GENERAL EXPLANATORY NOTES

## SEMICONDUCTOR DEVICES

 $I_{
m V}$  tunnel diode valley point current

voltage regulator (zener) diode continuous (d.c.) operating

current

IZ(AV) voltage regulator (zener) diode average operating current

voltage regulator (zener) diode peak current

 I<sub>ZM</sub>
 voltage regulator

 L<sub>c</sub>
 conversion loss

 L<sub>s</sub>
 series inductance

 N<sub>f</sub>
 flicker noise

N<sub>if</sub> noise figure at intermediate frequency

No
 Nr
 Po
 Po
 thyristor average gate power
 thyristor peak gate power

Ptot total power dissipated within the device

 $\begin{array}{ll} Q_s & \text{recovered (stored) charge} \\ r_{bb'} & \text{extrinsic base resistance} \end{array}$ 

R<sub>S</sub> source resistance r<sub>S</sub> series resistance R<sub>th</sub> thermal resistance

rz voltage regulator (zener) diode differential resistance

Sts tangential signal sensitivity

Sz voltage regulator (zener) diode temperature coefficient of the

operating voltage

 $\begin{array}{ll} T_{am\,b} & \text{ambient temperature} \\ T_{case} & \text{case temperature} \\ T_{j} & \text{junction temperature} \\ T_{mb} & \text{mounting base temperature} \end{array}$ 

 $T_{\mathrm{stg}}$  storage temperature

td delay time tf fall time

tfr forward recovery time

 $t_{\rm gt}$  thyristor gate controlled turn-on time  $t_{\rm gq}$  thyristor gate controlled turn-off time

t<sub>p</sub> pulse duration

tq thyristor circuit-commutated turn-off time

ton turn-on time
tott turn-off time
tr rise time

 $t_{rr}$  reverse recovery time

t<sub>s</sub> storage time θ<sub>h</sub> thermal resistance of heat sink

 $\begin{array}{ll} \theta_h & \text{thermal resistance of heat sink} \\ \theta_i & \text{contact thermal resistance} \\ \theta_{j-amb} & \text{thermal resistance junction to ambient} \end{array}$ 

 $\begin{array}{ll} \theta_{j-case} & \text{thermal resistance junction to case} \\ \theta_{j-mb} & \text{thermal resistance junction to mounting base} \\ \tau_C & \text{collector time coefficient of a switching transistor} \\ \tau_S & \text{carrier storage time coefficient of a switching transistor} \end{array}$ 

 $\begin{array}{ll} \tau_{\rm F} & \quad \text{fall time factor} \\ \tau_{\rm R} & \quad \text{rise time factor} \end{array}$ 



# SEMICONDUCTOR DEVICES

# GENERAL EXPLANATORY NOTES

 $\begin{array}{ll} V_{\rm BE(sat)} & \text{base-emitter saturation voltage} \\ V_{\rm (BO)} & \text{thyristor breakover voltage} \end{array}$ 

 $V_{(BR)}$  breakdown voltage

 $\begin{array}{ll} V_{\rm (BR)CBO} & \text{breakdown voltage collector to base (emitter open-circuited)} \\ V_{\rm (BR)CBS} & \text{breakdown voltage collector to base (emitter and base short-} \end{array}$ 

circuited

 $V_{({
m BR}){
m CEO}}$  breakdown voltage collector to emitter (base open circuited) breakdown voltage collector to emitter (with specified

resistance between base and emitter)

V<sub>(BR)CES</sub> breakdown voltage collector to emitter (emitter and base-

short-circuited)

V<sub>(BR)CEX</sub> breakdown voltage collector to emitter (with specified

circuit between base and emitter)

V(BR)EBO breakdown voltage emitter to base (collector open-circuited)

 $V_{(BR)R}$  reverse breakdown voltage  $V_{CB}$  collector-base voltage (d.c.)

V<sub>CBO</sub> collector-base voltage (with emitter open-circuited)

 V<sub>CBf1</sub>
 collector-base floating potential

 V<sub>CC</sub>
 collector supply voltage (d.c.)

 V<sub>CE</sub>
 collector to emitter voltage (d.c.)

V<sub>CEO</sub> collector to emitter voltage (with base open-circuited)

V<sub>ce</sub> collector to emitter r.m.s. voltage

V<sub>CE(knee)</sub> collector knee voltage.

 $\begin{array}{ll} V_{\mathrm{CE}(sat)} & \text{collector to emitter saturation voltage} \\ V_{\mathrm{CE}(sust)} & \text{collector to emitter sustaining voltage} \\ V_{\mathrm{D}} & \text{thyristor continuous (d.c.) off-state voltage} \end{array}$ 

V<sub>DG</sub> drain to gate voltage

V<sub>DM</sub> thyristor peak off-state voltage V<sub>DRM</sub> thyristor repetitive peak off-state voltage

 VDS
 drain to source voltage

 VDSM
 thyristor non-repetitive off-state voltage

 VDWM
 thyristor crest (peak) working off-state voltage

V<sub>EB</sub> emitter-base voltage (d.c.)

V<sub>EBO</sub> emitter-base voltage (with collector open circuited)

 $\begin{array}{lll} V_{eb} & \text{emitter-base r.m.s. voltage} \\ V_{EBII} & \text{emitter-base floating potential} \\ V_{ECII} & \text{emitter-collector floating potential} \end{array}$ 

V<sub>F</sub> D.C. forward voltage

v<sub>F</sub> instantaneous total value of the forward voltage

V<sub>FG</sub> thyristor forward gate voltage V<sub>FGM</sub> thyristor peak forward gate voltage V<sub>fr</sub> signal diode forward recovery voltage

V<sub>GB</sub> gate to substrate voltage

V<sub>GD</sub> thyristor gate non-trigger voltage

V<sub>GS</sub> gate to source voltage

V<sub>GT</sub> thyristor gate trigger voltage

V<sub>I</sub> input voltage

 $\begin{array}{lll} V_{\rm IRM} & & \text{repetitive peak input voltage} \\ V_{\rm ISM} & & \text{non-repetitive peak input voltage} \\ V_{\rm IWM} & & \text{crest working input voltage} \end{array}$ 

Vo output voltage



# GENERAL EXPLANATORY NOTES


$V_{\mathbf{P}}$	peak point voltage
$V_{PP}$	projected peak point voltage
$V_{\mathrm{R}}$	D.C. reverse voltage
V <sub>R</sub>	instantaneous total value of the reverse voltage
$V_{RG}$	thyristor reverse gate voltage
$V_{RGM}$	thyristor peak reverse gate voltage
$V_{RM}$	peak reverse voltage
$V_{RRM}$	repetitive peak reverse voltage
$V_{RSM}$	non-repetitive peak reverse voltage
$V_{RWM}$	crest (peak) working reverse voltage
$V_{\mathbf{T}}$	thyristor continuous (d.c.) on-state voltage
$V_{T(TO)}$	thyristor threshold voltage
$V_{\mathbf{v}}$	valley point voltage
$V_{\mathbf{z}}$	voltage regulator (zener) diode operating voltage
$Z_{if}$	intermediate frequency impedance
$Z_{\rm v}$	video impedance

#### y-parameters

Common base	Common emitter		
yib (y11)	yie (y´11)	Input admittance	<u> </u>
gib (g11)	gie (g'11)	Input conductance  Input capacitance	Output short-circuited
с <sub>іь</sub> (с <sub>11</sub> ) фіь	c <sub>ie</sub> (c′ <sub>11</sub> ) φ <sub>ie</sub>	Phase angle of input admittance	)
уоь (у22)	yoe (y'22)	Output admittance	1
gob (g <sub>22</sub> ) c <sub>obs</sub> (c <sub>22</sub> )	goe (g'22) c <sub>oes</sub> (c'22)	Output conductance Output capacitance	Input short-circuited
фов (C22)	φ <sub>0e</sub> (C 22)	Phase angle of output admittance	Janore en curces
$ \mathbf{y_{tb}} ( \mathbf{y_{21}} )$	$ y_{fe} ( y'_{21} )$	Transfer admittance	) _
<b>g</b> rb	<b>g</b> fe	Transfer conductance	Output short-circuited
CtP	C <sub>fe</sub>	Transfer capacitance Phase angle of transfer admittance	snort-circuited
φιρ (φ <sub>21</sub> )	φte (φ'21)	•	)
y <sub>rb</sub>   (y <sub>12</sub> )	yre  (y'12)	Feedback admittance	<b>)</b>
<b>g</b> rb	gre	Feedback conductance	Input short-circuited
с <sub>гь</sub> ф <sub>гь</sub> (ф12)	c <sub>re</sub> φ <sub>re</sub> (φ'12)	Feedback capacitance Phase angle of feedback admittance	Short-circuited
Ψrb (Ψ12)	γιε (ψ 12)	Thuse angle of reedback admiredance	י

#### Scattering parameters

In distinction to the conventional h, y and z parameters, s-parameters relate to travelling wave conditions. The figure below shows a two-port network with the incident and reflected travelling wave quantities  $a_1$ ,  $b_1$ ,  $a_2$  and  $b_2$ , which are square roots of power.





# SEMICONDUCTOR DEVICES

# GENERAL EXPLANATORY NOTES

$$a_1^2$$
 = the power incident at the input  $\left(=\frac{V_{i1}^2}{Z_0}\right)$ 

$$a_2^2$$
 = the power incident at the output  $\left(=\frac{V_{12}^2}{Z_0}\right)$ 

$$b_1^2$$
 = the power reflected from (or generated at) the input  $\left(=\frac{V_{r,1}^2}{Z_p}\right)$ 

$$b_2^2$$
 = the power reflected from (or generated at) the output  $\left(=\frac{V_{r2}^2}{Z_o}\right)$ 

Z<sub>o</sub> = the characteristic impedance of the transmission line in which the two-port is connected

V<sub>i</sub> = incident voltage

V<sub>r</sub> = reflected (generated) voltage

The four-pole equations for s-parameters are:

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Using the subscripts i for 11, o for 22, f for 21 and r for 12, it follows that

$$s_i = s_{11} = \frac{b_1}{a_1} \Big|_{a_2 = 0}$$

$$s_f = s_{21} = \frac{b_2}{a_1} \bigg|_{a_2 = 0}$$

$$s_o = s_{22} = \frac{b_2}{a_2} \Big| \, a_1 = 0$$

$$s_r = s_{12} = \frac{b_1}{a_2} \Big|_{a_1 = 0}$$

 $a_1$  can be made zero by terminating the input side with  $Z_s=Z_o$  (no input power and no reflection from the source).

 $a_2$  can be made zero by terminating the output side with  $Z_1=Z_o$  (no reflection from the load).

Because  $\frac{b_1}{a_1} = \frac{V_{r1}}{V_{i1}}$  it can be seen that  $s_i$  is the input reflection coefficient; in the same way  $s_o$  is the output reflection coefficient.

# GENERAL EXPLANATORY NOTES

SEMICONDUCTOR DEVICES

The s-parameters can be named and expressed as follows:

- $s_i = s_{11} = lnput$  reflection coefficient (for the given characteristic impedance) Ratio between the square root of the power reflected from the input and the square root of the power incident at the input, output terminated with the characteristic impedance.
- s<sub>f</sub> = s<sub>21</sub> = Forward transmission coefficient (for the given characteristic impedance) Ratio between the square root of the power generated at the output and the square root of the power incident at the input, output terminated with the characteristic impedance.
- $s_o = s_{22} = Output$  reflection coefficient (for the given characteristic impedance) Ratio between the square root of the power reflected from the output and the square root of the power incident at the output, input terminated with the characteristic impedance.
- s<sub>r</sub> = s<sub>12</sub> = Reverse transmission coefficient (for the given characteristic impedance) Ratio between the square root of the power generated at the input and the square root of the power incident at the output, input terminated with the characteristic impedance.



# GENERAL EXPLANATORY NOTES

#### Section III. Explanation of Handbook Data

#### 1. FORM OF ISSUE

The semiconductor data published in the Handbook follows the same pattern, as much as possible, concerning, (a) the forms of issue, (b) the ratings system and (c) the ratings presentation.

#### 1.1 Types of Data

The Handbook data is published either as tentative or final data.

#### Tentative Data

Tentative data aims at providing information on new devices as early as possible to allow the customer to proceed with circuit design. The tentative data may not include all the characteristics or ratings which will be incorporated later in the final data and some of the numerical values quoted may be slightly adjusted later on.

#### Final Data

The transfer from tentative data to final data involves the addition of those numerical values and curves which were not available at tentative data stage and small adjustments to those values already quoted in tentative data. Reissue of final data may be made from time to time to incorporate additional information resulting from prolonged production experience or to meet new applications.

#### 1.2 Presentation of Data

The information on the published data sheets is presented in the following form:

- —description of basic application and physical characteristics of the device.
- —quick reference data giving the most important ratings and characteristics.
- —outline and dimensions. Reference to standard outline nomenclature if applicable and lead connections.
- -Ratings. Voltage, current, power and thermal ratings.
- -Characteristics.
- -Application information or operating conditions.
- -Mechanical and environmental data if applicable.
- -Charts showing ratings and characteristics.

#### 2. RATINGS

A rating is a limiting condition of usage specified for a device by the manufacturer, beyond which the serviceability may be impaired.

A rating system is a set of principles upon which ratings are established and which determines their interpretation. There are three systems which have been internationally accepted and which allocate responsibility between the device manufacturer and the circuit designer differently.



#### 2.1 Rating Systems

Unless otherwise stated the ratings given in semiconductor data sheets follow the absolute maximum rating system.

The definitions of the three systems accepted by the International Electrotechnical Commission are as follows:

#### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any device of a specified type as defined by the published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for variations in equipment or environment, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other devices in the equipment.

The equipment manufacturer should design so that initially and throughout life no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to variations in supply voltage, environment, equipment components, equipment control adjustment, load, signal or characteristics of the device under consideration and of all other devices in the equipment.

#### **DESIGN-CENTRE RATING SYSTEM**


Design-centre ratings are limiting values of operating and environmental conditions applicable to a bogey device of a specified type as defined by its published data, and should not be exceeded under normal conditions. These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to variations in supply voltage, environment, equipment components, equipment control adjustment, load, signal or characteristics of all other devices in the equipment. The equipment manufacturer should design so that initially no design-centre value for the intended service is exceeded with a bogey device in equipment operating at the stated normal supply voltage.

#### DESIGN-MAXIMUM RATING SYSTEM

Design-maximum ratings are limiting values of operating and environmental conditions applicable to a bogey device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the device under consideration.

The equipment manufacturer should design so that initially and throughout life no design-maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to variations in supply voltage, environment, equipment components, equipment control adjustment, load, signal or characteristics of the device under consideration and of all other devices in the equipment.



## GENERAL EXPLANATORY NOTES

#### Transistor ratings

The ratings are presented as voltage, current, power and temperature ratings. The list of these ratings and their definitions is given as follows:

#### 3.1 Transistor voltage ratings

Collector to base voltage ratings

V<sub>CB</sub> max

The maximum permissible instantaneous voltage between collector and base terminals. The collector voltage is negative with respect to base in PNP transistors and positive w.r.t. base in NPN types.

 $V_{CB}$  max ( $I_E = 0$ )

The maximum permissible instantaneous voltage between collector and base terminals, when the

emitter terminal is open circuited.

Emitter to base voltage ratings

V<sub>EB</sub> max

The maximum permissible instantaneous reverse voltage between emitter and base terminal. The emitter voltage is negative w.r.t. base for PNP transistor and positive w.r.t. base for NPN types.

 $V_{ER}$  max ( $I_{C} = 0$ )

The maximum permissible instantaneous reverse voltage between emitter and base terminals when the collector terminal is open circuited.

Collector to emitter voltage ratings

V<sub>CE</sub> max

The maximum permissible instantaneous voltage between collector and emitter terminals. The collector voltage is negative w.r.t. emitter in PNP transistors and positive w.r.t. emitter in NPN types. This rating is very dependent on circuit conditions and collector current and it is necessary to refer to the curve of  $V_{\rm CE}$  versus  $I_{\rm C}$  for the appropriate circuit condition in order to obtain the correct rating

V<sub>CE</sub> max (Cut-off)

The maximum permissible instantaneous voltage between collector and emitter terminals when the emitter current is reduced to zero by means of a reverse emitter base voltage, i.e. the base voltage is normally positive w.r.t. emitter for PNP transistor and negative w.r.t. emitter for NPN types.

NOTE: The term "cut-off" is sometimes replaced by  $V_{
m BE}>x$  volts, or  $\frac{R_{\rm B}}{R_{\rm E}}$  ,  $\leqslant$  y which are equivalent conditions under which the device may be cut-off.



 $V_{\rm CE}$  max ( $I_{\rm C}=x$  mA) The maximum permissible instantaneous voltage between collector and emitter terminals when the collector current is at a high value, often the max. rated value.

V<sub>CE</sub> max (I<sub>B</sub> = 0) The maximum permissible instantaneous voltage between collector and emitter terminals when the base terminal is open circuited or when a very high resistance is in series with the base terminal. Special care must be taken to ensure that thermal runaway due to excessive collector leakage current does not occur in this condition.

Due to the current dependency of  $V_{\rm CE}$  it is usual to present this information as a voltage rating chart which is a curve of collector current versus collector to emitter voltage (see Fig. 1).


This curve is divided into two areas:

A permissible area of operation under all conditions of base drive provided the dissipation rating is not exceeded (area 1) and an area where operation is allowable under certain specified conditions (area 2).

To assist in determining the rating in this second area, further curves are provided relating the voltage rating to external circuit conditions, for example:

$$\frac{R_{\rm B}}{R_{\rm E}}$$
 ,  $R_{\rm B}$  ,  $Z_{\rm Bg}$  ,  $V_{\rm BE}$  ,  $I_{\rm B}$  or  $\frac{V_{\rm BB}}{R_{\rm B}}$ 

An example of this type of curve is given in Fig. 2 as  $V_{CE}$  versus  $\frac{R_B}{R_E}$  for two different values of collector current.



It should be noted that when  $R_{\rm E}$  is shunted by a capacitor, the collector voltage  $V_{\rm CE}$  during switching must be restricted to a value which does not rely on the effect of  $R_{\rm E}$ .

In the case of an inductive load and when an energy rating is given, it may be permissible to operate outside the rated area provided the specified energy rating is not exceeded.

## GENERAL EXPLANATORY **NOTES**

#### 3.2 **Transistor Current Ratings**

#### Collector current ratings

Ic max

The maximum permissible collector current. Without further qualification, the dc value is

implied.

The maximum permissible average value of the total  $I_{C(AV)}$  max

collector current.

The maximum permissible instantaneous value of lc<sub>M</sub>

the total collector current.

#### Emitter current ratings

le max The maximum permissible emitter current. Without

further qualification, the dc value is implied.

I<sub>E(AV)</sub> max The maximum permissible average value of the total

emitter current.

I<sub>ER(AV)</sub> max The maximum permissible average value of the total

emitter current when operating in the reverse

emitter-base breakdown region.

le<sub>M</sub> The maximum permissible instantaneous value of

the total emitter current.

I<sub>ERM</sub> The maximum permissible instantaneous value of

the total reverse emitter current allowable in

the reverse breakdown region.

#### Base current ratings

In max The maximum permissible base current (without

further qualification, the dc value is implied).

The maximum permissible average value of the total IB(AV) max

base current.

IBR(AV) max The maximum permissible average value of the total

reverse base current allowable in the reverse

breakdown region.

 $I_{BM}$ The maximum permissible instantaneous value of the

total base current. The rating also includes the

switch off current.

 $I_{BRM}$ The maximum permissible instantaneous value of

the total reverse current allowable in the reverse

breakdown region.



### 3.3 Transistor Power Ratings

 $P_{\rm tot}$  max: The total maximum permissible continuous power dissipation in the transistor and includes both the collector-base dissipation and the emitter-base dissipation. Under steady state conditions the total power is given by the expression:

$$P_{tot} = V_{CE} \times I_C + V_{BE} \times I_b$$

In order to distinguish between "steady state" and "pulse" conditions the terms "steady state power  $(P_{\rm S})$ " and "pulse power  $(P_{\rm P})$ " are often used. The permissible total power dissipation is dependent upon temperature and its relationship is shown by means of a chart as shown in figure 3.




Fig.3

The temperature may be ambient, case or mounting base temperatures. Where a cooling clip or a heatsink is attached to the device, the allowable power dissipation is also dependent on the efficiency of the heatsink.

The efficiency of this clip or heatsink is measured in terms of its thermal resistance  $(\theta_h)$  normally expressed in degrees centigrade per watt (deg. C/W). For mounting base rated device, the added effect of the contact resistance  $(\theta_i)$  must be taken into account.

The effect of heatsinks of various thermal resistance and contact resistance is often included in the above chart.

Thus for any heatsink of known thermal resistance and any given ambient temperature, the maximum permissible power dissipation can be established. Alternatively, knowing the power dissipation which will occur and the ambient temperature, the necessary heatsink thermal resistance can be calculated.

A general expression from which the total permissible steady state power dissipation can be calculated is:

$$P_{tot} = \frac{T_j - T_{amb}}{\theta_{i-amb}}$$

where  $\theta_{j-amb}$  is the thermal resistance from the transistor junction to the ambient. For case rated or mounting base rated devices, the thermal resistance  $\theta_{j-amb}$  is made up of the thermal resistance junction to case or mounting base  $(\theta_{-mb})$ , the contact thermal resistance  $(\theta_i)$  and the heatsink thermal resistance  $(\theta_b)$ .



For the calculation of pulse power operation P<sub>D</sub>, the maximum pulse power is obtained by the aid of a chart as shown in figure 4.




Fig.4

the general expression from which the maximum pulse power dissipation can be calculated is:

$$P_{\rm p} = \frac{T_{\rm j} - T_{\rm amb} - P_{\rm s} \times \theta_{\rm j-amb}}{\theta_{\rm t} + d(\theta_{\rm case-amb})}$$

where  $\theta_t$  and d are given in the above chart and  $\theta_{case-amb}$  is the thermal resistance between case and ambient for case rated device. For mounting base rated device, it is equal to  $\theta_h + \theta_i$  and is zero for free air rated device because the effect of the temperature rise of the case over the ambient for a pulse train is already included in  $\theta_t$ .

#### 3.4 Temperature Ratings

T<sub>1</sub> max The maximum permissible junction temperature

which is used as the basis for the calculation of power ratings. Unless otherwise stated, the con-

tinuous value is implied.

T<sub>i</sub> max (continuous operation)

The maximum permissible continuous value.

operation)

T<sub>j</sub> max (intermittent The maximum permissible instantaneous junction temperature usually allowed for a total duration of

200 hours.

The temperature of the surface making contact with Tmb

a heatsink. This is confined to devices where a flange or stud for fixing onto a heatsink forms an

integral part of the envelope.

Tcase The temperature of the envelope. This is confined

to devices to which may be attached a clip-on

cooling fin.



Section IV. Mounting and Soldering Recommendations

### 1. MOUNTING OF "LOCKFIT" TRANSISTORS

### 1.1 Mounting on printed-wiring boards

The "Lockfit" encapsulation is usable with printed-wiring boards having either the standard e-grid or the more closely spaced  $\epsilon$ -grid. The relevant dimensions of these boards are given in Table 1.

TABLE 1
Dimensions of Printed-wiring Boards

Board	Grid	Hole diameter	Maximum board thickness
e-board	2·54mm (0·1in)	1·05±0·05mm (up to 1·30mm allowable)	1·7mm
ε-board	0·635mm (0·025in)	0·80±0·03mm	1·1mm

The pins of "Lockfit" transistors each have three enlargements along their length, as shown in Fig. 1. At the tip is a spade-shaped (lock 'B'); partway up is a tapered cross-piece (lock 'A') that projects further left and right than lock 'B'; and nearest to the body of the assembly is another cross-piece (lock 'C') that extends even further left and right than lock 'A'.

Hole spacing in either type of grid allows the insertion of the "Lockfit" pins; but as the holes of the closely spaced  $\epsilon$ -grid are necessarily of smaller diameter than those of the other grid, the pins cannot be (or should not be) pushed in beyond the middle expansion – lock 'A'. Thus the functions of the three locks are as indicated in Fig. 1a for  $\epsilon$ -grid boards and Fig. 1b for  $\epsilon$ -grid boards.




Fig. 1 – Detail of "Lockfit" pins, and function of three "locks" when used with (a) e-grid and (b) ε-grid printed-wiring boards

### 1.1.1 Mounting procedure with e-grid boards

The best insertion procedure with the e-(2.54mm) grid is as follows: (1) Place the rear two pins into their corresponding printed-circuit board holes with the transistor at a slight angle to the vertical (Fig. 2a).

(2) Place the centre pin into the remaining hole by light pressure at a slight angle to the vertical on the device. Continue this light pressure until both the 'A' locks of the rear two leads are inside the holes (Fig. 2b).

(3) Tilt the device with light pressure from the rear until it is in a vertical

(3) Tilt the device with light pressure from the rear until it is in a vertical position. Lock 'A' of the centre lead will now enter the hole (Fig. 2c).

(4) Move the device perpendicularly downwards with light pressure until all three 'A' locks snap into position beneath the printed-wiring board, and the 'C' locks rest on the upper side of the board (Fig. 2d.)




Fig. 2 – Mounting procedure for "Lockfit" transistors using e-grid printed-wiring boards; procedure is similar for ε-grid boards

### 1.1.2 Mounting prodedure with ε-grid boards

The best insertion procedure with the  $\varepsilon$ -(0.635mm) grid is as follows: (1) Place the rear two pins into their corresponding printed-circuit board holes with the transistor at a slight angle to the vertical.

- (2) Place the centre pin into the remaining hole by light pressure at a slight angle to the vertical on the device. Continue this light pressure until both the 'B' locks of the rear two leads are inside the holes.
- (3) Tilt the device with light pressure from the rear until it is in a vertical position. Lock 'B' of the centre lead will now enter the hole.
- (4) Move the device perpendicularly downwards with light pressure until all three 'B' locks snap into position beneath the printed-wiring board, and the 'A' locks rest on the upper side of the board.

No attempt should be made to force lock 'A' through this type of board.

### 1.2 Soldering

For both boards, the temperature should not exceed  $300^{\circ}\text{C}$  and the application time should not exceed 3 seconds.



### INTRODUCTION TO TECHNICAL DATA

### 1. LEAD DESIGNATIONS

Source S, s. Drain D, d. Gate G, g. Substrate B, b.

### 2. SEQUENCE OF SUBSCRIPTS

The first subscript denotes the terminal at which the current or voltage is measured

Where the reference terminal or circuit is understood, the second subscript may be omitted where its use is not required to preserve the meaning of the symbol.

The letter O is used with three terminal devices as a third subscript only to denote that the terminal not indicated in the subscript is open circuited. The letter S is used as a third subscript to denote that the terminal not indicated in the subscript is short circuited to the reference terminal. The letter X is used as a third subscript to denote measurements taken under specified circuit conditions.

### 2.1 Quantity Symbols

			v — Voltage						
			I — Current						
			P — Power						
i		d							
٧	with subscripts	s	instantaneous value of varying component						
р		g							
ì		D							
v	with subscripts	S	instantaneous total value						
р		G							
1		d	the r.m.s. value of the varying component or						
V	with subscripts	S	with appropriate subscript the peak (m) average						
Ρ		g	(d.c.) (av) value of the varying component						
1		Ď	the no-signal (d.c.) value of or with the						
٧	with subscripts	S	appropriate additional subscripts the total						
Ρ	,	G	• • • • • • • • • • • • • • • • • • • •						

The letter symbol usually indicates by two subscripts the two reference terminals. The first subscript indicates the terminal which is positive with respect to the second subscript.
e.g.

 $V_{\rm DS} = 6V$ : Drain is 6V positive w.r.t. Source

 $V_{\rm DS} = -6V$ : Drain is 6V negative w.r.t. Source

Mullard -

Reversal of the subscripts also changes the polarity sign For example the following statements are identical

$$V_{DS} = -6V$$
;  $V_{SD} = 6V$ ;  $-V_{DS} = 6V$ 

The supply voltage shall be indicated by repeating the terminal subscript. The reference terminal may then be designated by the third subscript.


$$V_{\rm DD}$$
,  $V_{\rm SS}$ ,  $V_{\rm SSD}$ 

### 2.3 Current

Conventionally, current which flows into the transistor terminals has a positive value.

e.g.  $I_D = 1 \text{mA}$  means 1mA flowing into the drain terminal (in the conventional sense)

 $I_S = -1$ mA means 1mA flowing out of the source terminal (in the conventional sense)



### Examples

 $l_{dm}$ 

In d.c. drain current—no signal

 $I_{D(AV)}$  Average (d.c.) value of total drain current with signal applied

IDM Peak value of total drain current

I<sub>D(RMS)</sub> Root-mean-square value of total drain current

ip Instantaneous value of total drain current

Peak value of the varying component of the drain current

 $I_{d(\mathrm{rms})}$  . Root-mean-square value of varying component of drain current

id Instantaneous value of varying component of the drain current

The following are examples of the implied relationship

 $I_{DM} = I_{D(AV)} + I_{dm}; \; i_D = I_{D(AV)} + i_d; \; I_{D(RMS)} = \sqrt{I_{D(AV)}^2 + I_{d(rms)}^2}$  To avoid any misunderstanding with maximum or minimum values the negative sign is always put in front of the letter symbol and not in front of the value given.



For example in quoting a limit value

$$-I_s \max = 50 \text{mA}$$

and in quoting a spread value

$$-V_{P(GS)} \leq 1.5V$$

In devices having more than one terminal of the same type the terminal subscripts shall be modified by adding one number following the subscript and on the same line.

### Examples:

V<sub>G1S</sub>, V<sub>G2S</sub>, refers to a dual gate MOS device

2.4 The first subscript in the matrix notation identifies the element of the four pole matrix.

i — input

o — output

f - forward transfer

r — reverse transfer.

A second subscript may be used to identify the circuit configuration.

d — common drain

s - common source

g - common gate


### Examples

Input, output and reverse feedback capacitances in common source configuration.

### 3. TYPES OF FIELD EFFECT TRANSISTORS

### 3.1 Junction gate Field effect transistors

N-channel-junction FET








P-channel-junction FET

 $(V_{P(GS)} > 0, I_{DSS} < 0)$ 



3.2 Insulated gate M.O.S. field effect transistors


N-channel-M.O.S.-FET(depletion mode)


 $(V_{P(GS)} < 0, I_{DSS} > 0)$ 

B9804

VP(GS)

VGS







N-channel-M.O.S.-FET (enhancement mode)

B9805


 $(V_{P(GS)} \geqslant 0 | I_{DSS} \approx 0)$ 






P-channel-M.O.S.FET (enhancement mode)

$$(V_{P(GS)} \leq 0, I_{DSS} \approx 0)$$



### 4. BASIC CIRCUITS CONFIGURATIONS



Grounded-source The source is

common to input and output Grounded-drain The drain is common to input and output Grounded-gate The gate is common to input and output

An additional subscript s, d or g may be used to identify the circuit configuration

Example C<sub>is</sub> is input capacitance with grounded source


### 5. CHARACTERISTICS

The characteristics are given in data sheets as either typical values and/or minimum and maximum values. Published curves are usually typical curves and are applicable only at the stated temperature.



# FIELD EFFECT TRANSISTORS






### 5.1 Cut-off Voltage $(V_{P(GS)})$

The cut-off voltage  $V_{\rm P(GS)}$  is the gate-source voltage for a given small value of drain current  $I_{\rm D}$  at a stated drain source voltage  $V_{\rm DS}$ 


TEST CIRCUIT FOR VP(GS)




### 5.2 Drain-source short circuit current (I<sub>DSS</sub>)

The drain-source short circuit current  $I_{(DSS)}$  is the current flowing between drain and source with the gate short-circuited to the source  $(V_{GS}=0)$  and at a stated drain-source voltage  $(V_{DS})$ 


TEST CIRCUIT FOR IDSS




### 5.3 Leakage currents




Gate-source leakage/current




 $\begin{array}{c} \text{Drain-source leakage current} \\ I_{DS3} \\ \text{(enhancement mode device)} \end{array}$ 




Drain-source leakage current  $I_{\rm DSV}$ , at specified  $V_{\rm DS}$  and  $V_{\rm GS}$  and grounded source



Source-drain leakage current  $I_{\rm SDV}$  with specified  $V_{\rm SD}$  and  $V_{\rm GS}$  with grounded drain




Drain-substrate leakage current I<sub>DBS</sub>



Source-substrate leakage current  $I_{\rm SBS}$ 

### 6. SMALL SIGNAL-Y PARAMETERS

Four-pole equivalent circuit



**Mullard** 

# FIELD EFFECT TRANSISTORS



$$\begin{array}{lll} y_{11} = y_i & = \frac{i_{1n}}{V_{1n}} - V_{out} = 0 & \begin{array}{ll} \text{input admittance with output short} \\ \\ y_{12} = y_r & = \frac{i_{1n}}{V_{out}} - V_{in} & = 0 \end{array} & \begin{array}{ll} \text{reverse transfer admittance with input} \\ \\ \text{short circuited} \end{array} \\ \\ y_{21} = y_r & = \frac{i_{out}}{V_{1n}} - V_{out} = 0 \end{array} & \begin{array}{ll} \text{forward transfer admittance with output} \\ \\ \text{short circuited} \end{array}$$

$$y_{22} = y_o = \frac{i_{out}}{V_{out}} V_{in} = 0$$
 Output admittance with input short circuited

A second subscript on the y-parameter indicates the circuit configuration e.g.  $y_{is} = \text{input admittance in common source configuration}$  where  $y_{is}$  is the complex form

$$y_{is} = g_{is} + jb_{is}$$
 and  $b_{is} = \omega c_{is}$ 

For example

C<sub>is</sub> = input capacitance in common source

and

C<sub>rs</sub> = feedback capacitance in common source

The forward transfer admittance in common source configuration at low frequency (e.g. below about 1MHz) is indicated in the following forms

$$gm = g_{21S} = g_{fs} = |y_{fs}|$$

at high frequency this parameter is a complex quantity and the modulus  $|y_{rs}|$  is usually given in the data with a specified frequency of measurement.

### ABSOLUTE MAXIMUM RATING SYSTEM

 Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any device of a specified type as defined by the published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for variation in equipment or environment, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other devices in the equipment.

The equipment manufacturer should design so that initially and throughout life no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to variations in supply voltage, environment, equipment components, equipment control adjustment, load, signal or characteristics of the device under consideration and of all other devices in the equipment.



### FIELD EFFECT **TRANSISTORS**

### GENERAL EXPLANATORY NOTES

7.1 Ratings (maximum permissible values)

V<sub>DS</sub> max — Drain-source voltage

V<sub>DB</sub> max — Drain-substrate voltage

Source-substrate voltageGate-drain voltage V<sub>SR</sub> max

V<sub>GD</sub> max

V<sub>GS</sub> max - Gate-source voltage

V<sub>GB</sub> max — Gate-substrate voltage

 Drain current In max — Source current Is max

- Gate Current "Ic max

\*applies only to junction F.E.T.'s if a forward-voltage is applied to the gate.

### 7.2 Power Dissipation

where  $T_i max = maximum permitted junction temperature$ 

 $T_{amb}$  max = maximum permitted ambient temperature

 $T_{case}$  max = maximum permitted case temperature

R<sub>th(f-amb)</sub> = Thermal resistance junction to ambient

 $R_{th(case-amb)}$  = Thermal resistance case to ambient.

The limiting value of the maximum permitted device dissipation Ptot max is stated for either

$$\begin{split} T_{amb} &= \frac{T_{J} \; max - T_{amb} \; max}{R_{th(J-amb)}} \\ P_{tot} \; max &= \frac{T_{J} \; max - T_{case} \; max}{R_{th(case-amb)}} \end{split}$$

### SOLDERING AND WIRING RECOMMENDATIONS

- 8.1 When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should, if possible, be kept to a minimum by the use of a thermal shunt.
- 8.2 Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of five seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 8.3 Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 8.4 If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances, the leads should be retinned using a suitable activated flux.

### OPERATING NOTE (M.O.S. insulated gate F.E.T.'s) Mounting and handling instructions

To exclude the possibility of damage to the gate oxide layer by an electrostatic charge building up on the high resistance gate electrode, the device is fitted with a conductive rubber ring around the leads. This ring should not be removed until after the device has been mounted in the circuit.





# SECTION VI Safe Operating ARea for power transistors

### INTRODUCTION

One of the main restrictions in the operation of power transistors is the phenomenon known as 'second breakdown'. This is the name given to a transistor condition whereby the collector-emitter voltage abruptly switches from a high to a low voltage with increased current.

A diagram illustrating the output characteristics of a power transistor is shown in Fig. 1. It is not representative of any particular device but merely serves to demonstrate the  $I_C$  against  $V_{CE}$  characteristics of a transistor as it goes into second breakdown. On the horizontal axis the forward and reverse-biased base regions are clearly grouped, with the base open-circuit condition dividing the two regions.

The transistor will enter second breakdown at a certain critical current value




Fig. 1—Output characteristics of a power transistor





which is low at high collector-emitter voltages and higher at low voltages. Three loci for critical current values are shown on the diagram; these represent d.c., pulse, and short pulse operation. The extension of the second-breakdown locus for pulse operation is dependent on the pulse duration  $t_p$  and also, to a lesser extent, on the duty cycle d (see Figs. 2 and 3). Thus the greatest extension is permissible with single-shot pulses (d = 0·Q1) of short duration, say  $10\mu s$ . (The value d = 0·01 can be considered as single-shot because there is ample time for cooling between power pulses).

### Observation of second breakdown

Consider the  $I_{\rm C}$  against  $V_{\rm CE}$  characteristic ABCDE shown in Fig. 1. At point B the device goes into avalanche, otherwise known as first breakdown. At this point the collector current starts to rise sharply for very little increase in the collector-emitter voltage. If the current is allowed to increase up to a critical value at C the device will enter second breakdown. This is noted by an abrupt switching of the collector-emitter voltage to a low value at point D. In second breakdown the device offers only a very low resistance to collector current, and is invariably destroyed if the current is not specially limited by a circuit external to the transistor. Beyond point C the process is generally irreversible whereas up to point C in avalanche the trace can be returned with no serious alteration to the transistor properties. It is in the forward-biased mode of operation that the phenomenon of second breakdown has been extensively studied over recent years, and a method of presenting the Safe Operating ARea (abbreviated to SOAR) is now being published in Mullard data for power transistors.

In many applications, however, the reverse-bias breakdown characteristics are also of importance. For example, when a power transistor with an inductive load is turned off by reverse biasing the base, the collector voltage will rise above the supply voltage because of the stored inductive energy of the coil. For such applications transistors have been developed which permit excursions outside the  $V_{\rm CEO}$ max rating under specified conditions.

With reverse bias on the base, second breakdown is always preceded by first-breakdown. At low collector currents the voltage across the transistor can exceed the  $V_{\rm CEO}$  rating as shown in Fig. 1. In first breakdown, or avalanche, the device goes through a negative resistance region until a critical current value is reached at which point the collector-emitter voltage abruptly switches to a very low value in second breakdown.

Second breakdown in the transistor is usually caused by current concentration at a point in the emitter active area; this is described in detail elsewhere(1)

### SIMPLE METHOD OF USING PUBLISHED SOAR CURVES

In addition to the methods described in the MTC article (1) sufficient SOAR information is provided in the published data of each power transistor to cover 90% of all applications.

11) TP 1454	reprinted from	MTC No.	122	APRII	1974



Thus, in most cases the user will merely select the appropriate SOAR curve already constructed—without having to calculate and manipulate  $M_{\rm SB}$  values.

In general, the data provides SOAR curves for pulse durations in multiples of 1, 2, 5, and 10, starting at pulse durations in the region 10 to 50µs. The families of curves are plotted at duty cycles of 0.01 (single-shot) 0.1, 0.2, 0.5, and 1.0 (d.c.). The transient thermal impedance curves are also included so that the operating mounting-base temperature can be calculated. Typical SOAR data curves for duty cycles of 0.2, 0.5 are illustrated in Figs. 4 and 5.

These curves will be used in the examples that follow.

In the few applications (about 10%) which are not covered by the published SOAR curves, the user can derive  $M_{\rm SB}$  curves from the single-shot and d.c. SOAR information, and construct the boundaries using the method fully described in the reference TP 1454

All Mullard data, including pulsed power ratings, assume the use of square waves and resistive loads. Therefore, the system for using the SOAR and transient thermal impedance curves to be described deals with this type of waveform first, and then methods for other practical cases will be considered. It is assumed that the electrical and time conditions are the fixed parameters of an application at the design stage, and that the thermal conditions can be most easily adjusted. The maximum




Fig. 2 — Typical thermal impedance curves at various duty cycles



power must be calculated at the worst-case condition; when the worst-case condition is not obvious, all discrete sets of conditions need to be assessed.




Fig. 3—Relationship between duty cycle (d), pulse duration  $(t_n)$  and period (T)

### Construction of SOAR using published data

The procedure for constructing a SOAR for one specific set of conditions is described with reference to the curves shown in Figs. 4 and 5, and to the transient thermal impedance curves in Fig. 2.

- 1) Note the pulse duration t<sub>p</sub> (for example, 1.7ms).
- 2) Note the time between pulses  $(T-t_p)$  (for example, 2.9ms).
- 3) Calculate the dutycycle d from the equation  $d = t_p/T$  (in this example 0.37).
- 4) Note the peak collector current  $I_{CM}$  (for example 300mA).
- 5) Note the peak collector emitter voltage  $V_{CEM}$  (for example, 35V).
- 6) Select the SOAR curve with time conditions greater than or equal to the time conditions of the application (in this example, for d = 0.37 use d = 0.5 and for  $t_p = 1.7$ ms use  $t_p = 2.0$ ms).
- 7) Plot the point given by the specific I<sub>CM</sub> and V<sub>CEM</sub> values, shown as point Q in Fig. 5.
- 8) The point Q is acceptable if it is contained within the area of the 2ms/0.5 SOAR as shown in this example.

### Thermal calculations

The maximum permissible mounting base temperature is now determined as follows:—

- 1) Determine peak power by multiplying  $I_{CM}$  by  $V_{CEM}$ .
- 2) Calculate the transient thermal impedance for 1.7ms at 0.37 duty cycle.

### The equation used is:

$$Z_{th(td)} = \{R_{th} - Z_{th(to)}\}d + Z_{th(to)},$$

Where  $Z_{th(td)}$  is the thermal impedance for pulse duration t at duty cycle d, and  $Z_{th(to)}$  is the thermal impedance for pulse duration t at duty cycle d = 0.01 (from Fig. 2).



3) Calculate the difference between the junction and mounting-base temperature from:

$$(T_i-T_{mb})=Z_{th(td)}\times I_{CM}\times V_{CEM}$$
.

4) Calculate the maximum permissible mounting-base temperature T<sub>mb</sub>max from:

$$T_{mb}$$
max =  $T_{i}$ max -  $(T_{i} - T_{mb})$ .

5) A heatsink which limits the mounting-base temperature to this value is required. The thermal capacity of the heatsink will be such that the transient effect of the power will be averaged. Hence the thermal resistance is calculated using average power. Thus:

$$R_{\text{th(h-a)}} = \frac{T_{mb} max - T_{amb}}{I_{cm} \times V_{cm} \times d} - R_{\text{th(mb-h)}} degC/W,$$

Where  $R_{th(h-a)}$  is the thermal resistance of heatsink to ambient and  $R_{th(mb-h)}$  is the contact thermal resistance.

6) The physical size of the required heatsink can be determined from heatsink published data or from the nomogram in Appendix 1.

### Operating selected outside SOAR

Suppose the application had required an  $I_{\rm CM}$  of 400mA instead of 300mA. In this case the point P on Fig. 4 would be given. Point P is outside the 2ms area which indicates that the condition may be unacceptable. Thus a closer approximation to the true conditions is necessary.

- 1) Using linear interpolation between the 1 and 2ms curves at d = 0.5 (Fig. 5) draw a SOAR curve for  $t_p = 1.7$ ms. If point P is within this area then the conditions are acceptable and the heatsink thermal resistance can be calculated.
- 2) If point P is outside the 1.7ms area, then determine the 1.7ms area on the family of curves for d = 0.2 (Fig. 4). A further linear interpolation between the two 1.7ms areas is then needed to approximate to the 1.7ms SOAR at duty cycle of 0.37.
- 3) If point P is outside this area, then the condition is unacceptable, and a different transistor should be considered.

The above method is not absolutely accurate, but the approximation errors involved are allowed for in the published data tolerances. More accurate calculations can be made by going back to first principles, and calculating the multiplying factor for the specific condition. (1)

Mullard

<sup>(1)</sup>TP 1454 reprinted from MTC No. 122 APRIL 1974




Fig. 4 —Typical SOAR family for d = 0.2 (20% duty cycle)






Fig. 5 —Typical SOAR family for d=0.5 (50% duty cycle)

### PRACTICAL APPLICATION

This section discusses a typical application in which power transistors are used.

### Audio application

The example describes how the output transistors of an audio amplifier are checked for excursions outside the specified SOAR when the amplifier is being tested under a sinewave overdrive condition.

This example describes how the SOAR curves are used to check the suitability of the BD131 power transistors in a television audio amplifier application. The amplifier is a class A design capable of delivering an output of 2W. The circuit configuration is shown in Fig. 6.




Fig. 6—Circuit configuration of television audio output stage

Mullard

The amplifier provides the required output power but the second breakdown acceptability has to be checked, and the thermal requirements of the heatsinks are to be calculated.

In this example the SOAR acceptability is considered in the event of the transistors being overdriven by a sinewave signal of period 960 $\mu$ s. A test resistor of  $0.1\Omega$  is





Fig. 7—Method of connecting dual-trace oscilloscope to obtain simultaneous display of I<sub>C</sub> and V<sub>CE</sub>




inserted in the emitter circuit of the lower transistor  $TR_1$ . A simultaneous display of the  $V_{CE}$  and  $I_C$  waveforms is then obtained by connecting the probes of a dual-trace oscilloscope in the manner shown in Fig. 7. The traces of  $V_{CE}$  and  $I_C$  taken from the oscilloscope are shown in Fig. 8 and the measurements from the waveforms are recorded in Table 1. These readings were recorded every  $20\mu s$  through the complete cycle of  $960\mu s$ . In the final column of Table 1, values of instantaneous power are calculated and plotted against time in Fig. 9. This curve is then converted into a series of equivalent squarewave pulses having the same peak power values as the actual pulses. The equivalent squarewave pulses are shown by the dashed line and are marked  $P_1$ ,  $P_2$ , and  $P_3$  in Fig. 9.

Each pulse is then checked individually. The duty cycle for each equivalent squarewave pulse is calculated, and the  $V_{\rm CE}$  and  $I_{\rm C}$  values recorded over the duration of the pulse are checked on the appropriate SOAR curve.

TABLE 1  $\label{eq:center} \begin{tabular}{ll} Measured values of $I_{\rm C}$ and $V_{\rm CE}$ and derived $P_{\rm (tot)}$ obtained from oscilloscope display \\ \end{tabular}$ 

	1								
Time	Ic	$V_{CE}$	$\mathbf{P_{(tot)}}$						
(µs)	(mA)	(V)	(W)						
0	260	2	0.52						
20	220	6	1.32						
40	180	12	2.16						
60	140	16	2.24						
80	90	20	1.80						
100	50	25	1.25						
120	5	29	0.15						
- th	en no importa	nt changes unt	il						
500	5	25	0.14						
520	40	25	1.00						
540	80	20	1.60						
560	130	15	1.95						
580	180	10	1.80						
600	220	5	1.10						
620	260	1	0.26						
until									
940	280	1	0.28						
960	260	2	0.52						






SOAR Page I

SOAR Page 11

(acceptability check for pulse P2)



(acceptability check for pulse P<sub>3</sub>)



Consider pulse  $P_1$ : the equivalent pulse time  $t_{p1}$  is 82.5 $\mu$ s and the total cycle time T is 960 $\mu$ s. Therefore the duty cycle  $d_1$  is 82.5/960 or 0.086. The  $V_{CE}$  and  $I_C$  values recorded up to the end of the pulse time  $t_{p1}$  are then plotted on the SOAR curve for d=0.1 as shown in Fig. 10. The locus of this plot falls well within the  $t_p=100\mu$ s limit, therefore this condition is acceptable. In figs. 10 to 12, the 5mA point is plotted on the 10mA line for convenience, this makes no difference to the result.

The same procedure is followed for checking the acceptability of pulses  $P_2$  and  $P_3$ . For  $P_2$  the duty cycle is 420/960 or 0·44; thus the  $V_{\rm CE}$  and  $I_{\rm C}$  measurements recorded for pulse  $P_2$  are plotted on the SOAR curve for d=0.5 as shown in Fig. 11. For  $P_3$  the duty cycle is 70/960 or 0·073, so the  $V_{\rm CE}$  and  $I_{\rm C}$  measurements recorded for pulse  $P_3$  are again plotted on the SOAR curve for d=0.1 as in Fig. 12.

In all three cases the pulse conditions are acceptable since not even the d.c. SOAR limits are exceeded. Thus, the transistor will not fail through second breakdown even when the amplifier is continuously overdriven.

### Heatsink calculations

The heatsinks have to be designed to keep the junction temperature below the rating of 150°C. The known thermal restraints are the standard ambient temperature of 60°C allowed for in television enclosures, and the thermal impedances associated with the BD131. The thermal impedance curves for the BD131 are shown in Fig. 13, and the contact thermal resistance  $R_{th(mb-b)}$  is 1 degC/W.




Fig. 13—Thermal impedance curves for BD131



The calculations used to determine the size of the required heatsinks involve average power values, as follows:

$$R_{th(h-a)} = \frac{T_{mb}max - T_a}{P_{av}} - R_{th(mb-h)}, \qquad \dots (1)$$

where:  $T_{mb}max = T_{j}max - (T_{j} - T_{mb})max$ .

Therefore: 
$$R_{th(h-a)} = \left(\frac{T_j max - (T_j - T_{mb}) max - T_a}{P_{av}}\right) - R_{th(mb-h)}$$
 ...(3)

Two average powers have to be considered; that during the overload condition and that during the quiescent state. Since this is a class A amplifier, 2W will be dissipated in each of the output transistors during the quiescent condition, and this will be the d.c. bias condition. Under the overload condition the average power value is calculated as follows:

average heat input per cycle

$$= [(t_{p1} \times P_1) + (t_{p2} \times P_2) + (t_{p3} \times P_3)]/T, \qquad ...(4)$$

=[(82.5 × 2.24) + (420 × 0.15) + (70 × 1.96)]/960 = 
$$\frac{385\mu sW}{960\mu s}$$
 =0.4W.

The calculation of heatsink sizes should be determined under worst-case conditions. This occurs when the quiescent state is followed by the overload conditions. Since the average overload power is less than the quiescent power the first cycle of overload will define the  $(T_i - T_{mb})$ max.

The maximum value of  $(T_j - T_{mb})$  is to be the greater of the two values given by the equations (5) and (6) below.

$$(T_j-T_{mb})$$
max =  $P_Q \times R_{th} + (P_1-P_Q)Z_{th}t_{p1}$ , ...(5)

and 
$$(T_j - T_{mb})$$
 max =  $P_Q \times R_{th} + (P_1 - P_Q)Z_{th}(t_{p1} + t_{p2} + t_{p3})$ 

$$-(P_1-P_2)Z_{th}(t_{p2}+t_{p3})+(P_3-P_2)Z_{th}t_{p3}, \qquad \dots (6)$$

where:





Thus, Eq. 5 becomes:

$$(T_j-T_{mb})$$
max =  $(2\times6)+(0.24\times0.72)$  =  $(12+0.2)$  =  $12.2$ degC.

Eq. 6 becomes:

$$(T_j - T_{mb})$$
max =  $(2 \times 6) + (0.24 \times 2) - (2.09 \times 1.8) + (1.81 \times 0.63),$   
=  $12 + 0.48 - 3.76 + 1.14 = 9.9 degC.$ 

Therefore the maximum value of  $(T_i - T_{mb})$  is 12.2degC from Eq. 5.

Thus Eq. 3 becomes:

$$R_{th(h-a)} = \left(\frac{150 - 12.2 - 60}{2}\right) - 1 = 37.9 degC/W.$$

Therefore the maximum value of (T<sub>i</sub>—T<sub>mb</sub>) is 12.2 degC from Eq. 5.

Therefore heatsinks used for the BD131 transistors in this application should each have a thermal resistance of 37degC/W or less. The foregoing calculations assume a contact thermal resistance value of 1degC/W, which is true only if a heat-sink mounting compound is used.

### APPENDIX I Transistor heatsink sizes

The heatsink size for any transistor can be found from the nomogram shown in Fig. 14 provided that the power dissipation is no greater than 100W, and that the heat is dissipated by free convection. This nomogram should not be used where forced air cooling is employed, or where heatsink material other than aluminium is desired. The nomogram is operated as follows, with reference to the simplified curves in Fig. 15.

1) Calculate the worst-case dissipation  $P_{tot}$ max and hence the thermal resistance of heatsink to ambient  $R_{th}(h-a)$ . Thus:

$$R_{th(h-a)} = \frac{T_{mb}max - T_{amb}}{P_{tot}} - R_{th(mb-h)}$$

- 2) Enter the nomogram in section 1 of Fig. 15. Move horizontally to the left until the appropriate orientation (either horizontal or vertical) and the appropriate surface finish is reached.
- 3) Move vertically upwards to intersect appropriate power dissipation curve (Ptot) in section II.
- 4) Move horizontally to intersect the curve in section III for the desired thickness of sheet aluminium heatsink. If an extrusion is required, move vertically upwards



from the point of intersection on the chosen extrusion curve and read off the required length on the top horizontal scale. (The 30D and 40D are shown in outline in Fig. 16. These types belong to the family of extrusions which has been used with Mullard power devices requiring special heatsink considerations, such as thyristor stacks and power rectifiers. Similar curves for alternative extrusions could also be plotted in section III using the heatsink manufacturer's data relating  $R_{th(h-a)}$  and power, and length).

- 5) Move vertically down from point A in section III to intersect with the appropriate curve for the transistor encapsulation style.
- 6) Move horizontally to the left and read off the required area of one side of flat aluminium heatsink.
- 7) The heatsink dimensions of height to width should not exceed the ratio 1.25:1.





Fig. 14—Heatsink nomogram. \*(For outlines of extrusions see Fig. 16.)





(a) 30 D max 27 max 32 32




Fig.16—Outlines of extrusions: (a) 30D, (b) 40D

All dimensions in mm

445/49

# **TRANSISTORS**




Dual n-channel silicon planar epitaxial junction field-effect transistors in TO-71 metal envelope, with electrically insulated gates and a common substrate connected to the envelope; intended for high performance low level differential amplifiers.

	QUICK REFERENCE DATA									
Characteristics measured at $T_{amb}$ = 25 °C; $I_D$ = 200 $\mu$ A; $V_{DG}$ = 15 V										
		BFQ10		11	12	13	14	15	16	
Difference in gate current	$\Delta I_G$	<	10	10	10	10	10	10	10	pA
Gate-source voltage difference	$ \Delta v_{GS} $	<	5	10	10	10	15	20	50	mV
Thermal drift of gate-source voltage difference	$\left  \frac{\text{d } \Delta V_{\text{GS}}}{\text{dT}} \right $	<	5	5	10	20	20	40	50	μV/ºC
Transfer con- ductance ratio	g <sub>1fs</sub> g <sub>2fs</sub>		0,98 1,02	0,98 1,02	0,98 1,02	0,98 1,02		0,95 1,05	0,95 1,05	
Difference in transfer impedance	$\left  \Delta \frac{1}{g_{fs}} \right $	<	6	6	12	12	12	20	30	Ω
Difference in penetration factor	$\Delta \frac{g_{os}}{g_{fs}}$	<	10	30	30	30	30	30	100	μV/V
Common mode rejection ratio	CMRR	>	100	90	90	90	90	90	80	dВ

### **MECHANICAL DATA**

Dimensions in mm

TO-71 All leads insulated from the case



RATINGS Limiting values in accordance with the	Absolute N	laximum	System	
Voltages				
Drain-source voltage	$\pm v_{DS}$	max.	30	V
Drain-gate voltage (open source)	$v_{DGO}$	max.	30	v
Gate-source voltage (open drain)	$-v_{GSO}$	max.	30	V
Voltage between gate 1 and gate 2	±V <sub>1G</sub> -2G	max.	<b>4</b> 0	ν
Currents				
Drain current	$I_{\mathbf{D}}$	max.	30	mA
Gate current	$I_G$	max.	10	mA
Power dissipation				
Total power dissipation up to $T_{amb}$ = 75 $^{o}C$	$P_{tot}$	max.	250	mW
Temperatures				
Storage temperature	$T_{ extsf{stg}}$	-65 to	+200	°C
Junction temperature	$T_{\mathbf{j}}$	max.	200	$^{\mathrm{o}}\mathrm{C}$
THERMAL RESISTANCE				
From junction to ambient in free air	R <sub>th j-a</sub>	=	0,5	<sup>0</sup> C/mW

## DUAL N-CHANNEL FIELD EFFECT TRANSISTORS

BFQ10 to BFQ16

CHARACTERISTICS (total device)

Tamb = 25 °C unless otherwise specified

Measured at:  $I_D = 200 \,\mu\text{A}$ ;  $V_{DG} = 15 \,\text{V}$  except for drain current ratio.

Drain current ratio 1)		BF	Q10	11	12	13	14	15	16	
$V_{DG} = 15 \text{ V}; V_{GS} = 0$	I <sub>1D-1SS</sub> I <sub>2D-2SS</sub>		0,97 1,03		0,95 1,05	0,95 1,05	0,92 1,08	0,90 1,10	0,80 1,20	
Difference in gate current	$ \Delta I_G $	<		10	10	10	10	10	10	pA
Gate-source voltage difference	$ \Delta V_{GS} $	<	5	10	10	10	15	20	50	mV
Thermal drift of gate-source voltage difference	$\frac{d \Delta V_{GS}}{dT}$	<	5	5	10	20	20	40	50	μV/ºC
Transfer con-	glfs	>	0,98	0,98	0,98	0,98	0.98	0,95	0,95	
ductance ratio	g2fs	<	1,02	1,02	1,02	1,02	1,02	1,05	1,05	
Difference in transfer impedance 2)	$\left  \Delta \frac{1}{g_{fs}} \right $	<	6	6	12	12	12	20	30	Ω
Difference in penetration factor 3)	$\Delta \frac{gos}{gfs}$	<	10	30	30	30	30	30	100	μV/V
Common mode rejection ratio 4)	CMRR	>	100	90	90	90	90	90	80	dB

$$(\Delta \frac{g_{OS}}{g_{fS}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant})$$

<sup>1)</sup> Measured under pulse conditions.


<sup>2)</sup> The difference in transfer impedance is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage. ( $\Delta \frac{1}{gfs} = \frac{d \Delta V_{GS}}{d I_D}$  at  $V_{DG}$  = constant)


<sup>3)</sup> The difference in penetration factor is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

<sup>4)</sup> Common mode rejection ratio CMRR (in dB) =  $-20\log \Delta \frac{gos}{gfs}$ 

CHARACTERISTICS (Individual transistor)	$T_{amb}$ = 25 $^{o}$ C unless otherwise specified			
Gate cut-off current				
$-v_{GS} = 20 \text{ V; } v_{DS} = 0$	-I <sub>GSS</sub>	<	100	pA
$-V_{GS} = 20 \text{ V; } V_{DS} = 0; T_{amb} = 125 ^{o}\text{C}$	-I <sub>GSS</sub>	<	20	n A
Gate current				
$I_D = 200 \mu A$ ; $V_{DG} = 15 \text{ V}$ ; $T_{amb} = 125 ^{o}\text{C}$	$I_{\mathbf{G}}$	<	10	n A
Drain current				
$V_{DS} = 15 \text{ V; } V_{GS} = 0$	$I_{DSS}$	0,5	to 10	mA 1)
Gate-source voltage				
$I_D = 200 \mu A; V_{DG} = 15 V$	$-v_{GS}$	<	2,7	v
Gate-source cut-off voltage				
$I_D = 1 \text{ nA}; V_{DG} = 15 \text{ V}$	-V <sub>(P)GS</sub>	0,5	to 3,5	V
Transfer conductance at f = 1 kHz				
$I_D = 200 \mu A; V_{DG} = 15 V$	gfs	>	1,0	mA/V
Output conductance at f = 1 kHz				
$I_D = 200 \mu A; V_{DG} = 15 V$	gos	<	5	μ <b>A/</b> V
Input capacitance at f = 1 MHz				
$I_D = 200 \mu A; V_{DG} = 15 V$	$c_{is}$	<	8	pF 2)
Feedback capacitance at f = 1 MHz				
$I_D = 200 \mu\text{A};  V_{DG} = 15 \text{V}$	$C_{rs}$	<	1,0	pF <sup>2</sup> )
Equivalent noise voltage				
I <sub>D</sub> = 200 μA; V <sub>DS</sub> = 15 V B = 0,6 to 100 Hz	V	<	0,5	uV
5 - 0,0 to 100 HZ	$v_n$	•	0,3	μV


<sup>1)</sup> Measured under pulse conditions.
2) Measured with case grounded.








# DUAL N-CHANNEL FIELD EFFECT TRANSISTORS

### BFQ10 to BFQ16










Depletion type, insulated gate, field effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.

QUICK REFERENCE DAT	`A	
V <sub>DB</sub> max.	30	v
±V <sub>GB</sub> max.	10	v
$I_{DSS}^{(V)} = 15V, V_{GS} = 0$	10 to 40	mA
$ y_{fs}  = min. (I_D = 5mA, V_{DS} = 15V, f = 1kHz)$	6.0	mA/V
$-C_{rs}^{max}$ ( $I_{D} = 5mA, V_{DS} = 15V, f = 1MHz$ )	0.7	pF
N max. $(I_D = 5mA, V_{DS} = 15V, f = 200MHz,$		
$G_S = 1mA/V, B_S = optimum$ )	5.0	dB
$V_{n}/\sqrt{B} \text{ typ. } (I_{D} = 5\text{mA}, V_{DS} = 15\text{V}, f = 1\text{kHz})$	100	$nV/\sqrt{Hz}$

#### **OUTLINE AND DIMENSIONS**

Conforms to BS 3934 SO-12A/SB4-3 J. E. D. E. C. TO-72



\* Substrate connected to envelope

All dimensions in mm

03925

#### NOTE

To exclude the possibility of damage to the gate oxide layer by an electrostatic charge building up on the high resistance gate electrode, the device is fitted with a conductive rubber ring around the leads. This ring should not be removed until after the device has been mounted in the circuit.

#### RATINGS

Limiting values of	operation accor	ding to the abs	olute maximum s	system.

EI	actri	cal

Electrical			
${ m v}_{ m DB}^{\ max.}$	Drain-substrate voltage	30	V
V <sub>SB</sub> max.	Source-substrate voltage	30	v
$^{\pm V}{}_{GB}$ max.	Gate-substrate voltage (continuous)	10	v
${}^{\pm V}_{G-N}$ max.	Repetitive peak gate voltage (gate to all other terminals)		
	$V_{SB} = V_{DB} \approx 0$ , $f > 100Hz$	15	v
$I_{ m D}^{ m max}$	Drain current (d.c.)	20	mA
I <sub>DM</sub> max.	Peak drain current		
Bivi	t = 20ms, $d = 0.1$	50	mA
P max.	Total power dissipation $T_{amb} \leq 25^{\circ}C$		
	$T_{amb} \leq 25$ °C	200	mW
Temperature			
T <sub>stg</sub>	Storage temperature	-65 to +125	°C
T max.	Junction temperature	125	°C
THERMAL CHARAC	TERISTIC		
R	Thermal resistance, junction		

## $R_{\mbox{th(j-amb)}}$ Thermal resistance, junction to ambient, in free air

ELECTRICAL CHA	RACTERISTICS (T <sub>i</sub> = 25°C unless o	otherwise	stated)		
	j	Min.	Тур.	Max.	
	Gate current, $V_{pg} = 0$				
<sup>-I</sup> GSS	Gate current, $V_{BS} = 0$ - $V_{GS} = 10V$ , $V_{DS} = 0$	-	-	10	pА
$^{ m I}_{ m GSS}$	$V_{GS} = 10V, V_{DS} = 0$	-	-	10	pА
<sup>-I</sup> GSS	$-V_{GS} = 10V$ , $V_{DS} = 0$ , $T_i = 125^{\circ}C$	-	-	200	pΑ
$^{\mathrm{I}}_{\mathrm{GSS}}$	$V_{GS} = 10V, V_{DS} = 0, T_j = 125^{\circ}C$	- '	-	200	pА
	Substrate current, V <sub>GB</sub> =0				
-I <sub>BDO</sub>	$-V_{BD} = 30V, I_{S} = 0$	-	-	10	μΑ
-I <sub>BSO</sub>	$-V_{BS} = 30V$ , $I_{D} = 0$	-	-	10	μΑ
I <sub>DSS</sub>	Drain current $V_{DS} = 15V$ , $V_{GS} = 0$	10	-	40	mA
<sup>-V</sup> GS	Gate-source voltage I <sub>D</sub> = 100nA, V <sub>DS</sub> = 15V	0.5	-	3.5	v


0.5 degC/mW


# N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR

### **BFR29**

ELECTRICAL CHARACTERISTICS (contd.)


		Min.	Тур.	Max.	
<sup>-V</sup> (P)GS	Gate-source cut-off voltage $I_D = 100$ nA, $V_{DS} = 15$ V	-	~	4.0	v
N	Noise figure at $f = 200MHz$ $I_D = 5mA$ , $V_{DS} = 15V$ , $T_{amb} = 25^{\circ}C$ $G_S = 1mA/V$ , $B_S = optimum$	-	-	5.0 d	iΒ
$V_{n}/\sqrt{B}$	Equivalent noise voltage, T <sub>amb</sub> = 25°	С			
	$I_{D} = 5 \text{mA}, \ V_{DS} = 15 \text{V}, \ f = 120 \text{Hz}$	-	300	- $nV/\sqrt{H}$	Īz
	f = 1kHz	-	100	- nV/√H	z
	f = 10kHz	-	35	- nV/√H	īz
y-parame	ters				
$I_D = 5m$	A, $V_{DS} = 15V$ , $T_{amb} = 25^{\circ}C$				
y <sub>fs</sub>	Transfer admittance at f = 1kHz	6.0	-	- mA/	V
y <sub>os</sub>	Output admittance at f = 1kHz	-	-	0.4 mA/	V
C <sub>is</sub>	Input capacitance at f = 1MHz	-	-	5.0 p	F
-C <sub>rs</sub>	Feedback capacitance at f = 1MHz	-	-	0.7 p	F
$^{\mathrm{C}}$ os	Output capacitance at f = 1MHz	-	-	3.0 p	F








### BFR29


# N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR
















## N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR

### **BFR29**






N-channel silicon planar epitaxial junction field effect transistors in microminiature encapsulation. They are intended for low-level general purpose amplifiers in thick and thin film circuits.

QUICK REFERENCE DATA							
±V <sub>DS</sub> max.			<b>2</b> 5	v			
-V <sub>GSO</sub> max.			25	v			
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$			200	mW			
		BFR30	BFR31	l			
$I_{DSS}$ ( $V_{DS} = 10V$ , $V_{GS} = 0$ )	min. max.	4.0 10	1.0 5.0	mA mA			
$ y_{fs} $ $(I_D = 1 \text{mA}, V_{DS} = 10\text{V},$ f = 1 kHz)	min. max.	1.0 4.0	1.5 4.5	mA/V mA/V			

Unless otherwise stated data are applicable to both types

#### OUTLINE AND DIMENSIONS



All dimensions in millimetres Plan view from above

#### RATINGS

Limiting values	of ope	eration	according	to the	e absolute	maximum	system.
-----------------	--------	---------	-----------	--------	------------	---------	---------

-	lectrical	
HI	lectrical	

$^{\pm \mathrm{V}}$ DS	max.	Drain-source voltage	<b>2</b> 5	V
$v_{\mathrm{DGO}}$	max.	Drain-gate voltage (open source)	25	V
-V <sub>GSO</sub>	max.	Gate-source voltage (open drain)	<b>2</b> 5	V
$^{\mathrm{I}}\mathrm{_{D}}$	max.	Drain current	10	mA
$^{ m I}_{ m G}$	max.	Gate current	5.0	mA
P <sub>tot</sub>	max.	Power dissipation $(T_{amb} \le 25^{\circ}C)$		
		mounted on a ceramic substrate		
		of $7 \times 5 \times 0.5$ mm	200	mW
Temperati	ıre			
${\rm T_{stg}}$		Storage temperature	-65 to +150	°C
T.	max.	Junction temperature	150	$^{\circ}$ C

#### THERMAL CHARACTERISTICS

R th(j-amb)	Thermal resistance between junction		
th(j-amb)	and ambient, the device mounted on a		
	ceramic substrate of $7 \times 5 \times 0.5$ mm	0.62	°C/mW

## ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$ unless otherwise stated)


			Min.	Max.	
-I <sub>GSS</sub>	Gate cut-off current $V_{GS} = 10V, V_{DS} = 0$		-	0.2	nA
I <sub>DSS</sub>	Drain current $V_{DS} = 10V, V_{GS} = 0$	BFR30	4.0	10	mA
		BFR31	1.0	5.0	mA
<sup>-V</sup> <sub>GS</sub>	Gate-source voltage I <sub>D</sub> = 1mA, V <sub>DS</sub> = 10V	BFR30	0.7	3.0	v
		BFR31	0	1.3	V
	$I_{D} = 50\mu A, V_{DS} = 10V$	BFR30	-	4.0	V
		BFR31	-	2.0	V
<sup>-V</sup> (P)GS	Gate-source cut-off voltage ID = 0.5nA, VDS = 10V	BFR30	-	5.0	V
		BFR31	-	2.5	V


# μ min. N-CHANNEL SILICON FIELD EFFECT TRANSISTORS


BFR30 BFR31


ELECTRICAL CHARACTERISTICS (contd.)

			Min.	Max.	
y-paramete	ers, T <sub>amb</sub> = 25°C				
y <sub>fs</sub>	Transfer admittance at $f = 1kHz$ $I_D = 1mA$ , $V_{DS} = 10V$	BFR30	1.0	4.0	mA/V
	D DS	BFR31	1.5	4.5	mA/V
	$I_{D} = 200 \mu A$ , $V_{DS} = 10 V$	BFR30	0.5	-	mA/V
to t	O serve administra as 6 = 1111-	BFR31	0. 75	-	mA/V
y <sub>os</sub>	Output admittance at $f = 1kHz$ $I_D = 1mA$ , $V_{DS} = 10V$	BFR30	-	40	· μA/V
		BFR31	-	25	μA/V
	$I_{\rm D} = 200 \mu A, \ V_{\rm DS} = 10 V$	BFR30 BFR31	-	20 15	μΑ/V μΑ/V
C <sub>is</sub>	Input capacitance at f = 1MHz				,- , .
15	$I_D = 1 \text{mA}$ , $V_{DS} = 10 \text{V}$		-	4.0	pF -
	$I_{D} = 200\mu\text{A}, V_{DS} = 10V$		-	4.0	pF
Crs	Feedback capacitance at $f = 1MHz$ , $I_D = 1mA$ , $V_{DS} = 10V$ , $T_{amb} = 25^{\circ}C$		-	1.5	pF
	$I_D = 200\mu A$ , $V_{DS} = 10V$ , $T_{amb} = 25^{\circ}C$		-	1.5	pF
v <sub>n</sub>	Equivalent noise voltage $I_D = 200\mu A$ , $V_{DS} = 10V$				
	B = 0.6  to  100Hz		-	0.5	$\mu V$













# μ min. N-CHANNEL SILICON FIELD EFFECT TRANSISTORS


### BFR30 BFR31























N-P-N multi-emitter silicon transistors in capstan envelopes. The transistors have extremely good intermodulation properties and high power gain.

The devices are intended for:

- (a) Final and driver stages of channel and band aerial amplifiers with high output power for band I, II, III and IV/V (40 to 860MHz).
- (b) Final and driver stages of wideband amplifiers (40 to 230MHz).
- (c) Final stages of the wideband vertical amplifier in high speed oscilloscopes.
- (d) Frequency multiplier and oscillator circuits.


QUICK REFERENCE	QUICK REFERENCE DATA				
V <sub>CBOM</sub> max. (peak value)		40	v		
V max.		25	v		
I <sub>CM</sub> max.		500	mA		
$P_{tot} \text{ max. } (T_{mb} \leq 60^{\circ}\text{C, } f \geq 1\text{MHz})$		3.5	w		
T max.		150	°C		
•	BFR63	BFR64			
$f_{T}$ min. (f = 500 MHz, $I_{C}$ = 75 mA, $V_{CE}$ = 20V)	1000	1200	MHz		
$P_{O} \text{ typ. } (f = 200 \text{MHz}, I_{C} = 70 \text{mA},$					
$V_{CE} = 20V, d_{im} = -30dB$	150	150	mW		
$G_{p}$ typ. (f = 200MHz, $I_{C}$ = 70mA, $V_{CE}$ = 20V)	16	16	dB		

Unless otherwise stated data is applicable to both types

#### OUTLINE AND DIMENSIONS

For details see page 2

#### OUTLINE AND DIMENSIONS



#### Millimetres

	Min.	Max.
Α	5.25	5.75
B1	0.107	0.147
<b>B</b> 2	0.7	1.1
<b>B</b> 3	5.60	5.85
ØD1	9.0	9.6
ØD2	2.7	2.9
E	10.5	10.7
F	1.0	1.5
Н	25.0	29.0
L		14 nom.
M	1.4	1.6
N	11.2	12.0
N1	-	1.6
N2	7.5	8.5
<b>N</b> 3	2.93	3.68
Q	2.85	3.00

Diameter of hole in heatsink: max 4.17mm

Torque on nut

min. 7.5kg cm (0.75N m)

max. 8.5kg cm (0.85N m)

When locking is required, an adhesive instead of a lock washer is preferred.

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

$V_{CBOM}$ max. (peak value, $I_{C} = 100 \mu A$ )	40	V
$V_{CERM}$ max. (peak value, $R_{BE} = 10\Omega$ , $I_{C} \approx 10$ mA)	40	v
$V_{CEO}^{max}$ . $(I_{C}^{=10mA})$	25	v
$V_{EBO}^{max}$ . $(I_E = 100\mu A)$	3.5	. V
I <sub>C</sub> max.	200	mA
I <sub>CM</sub> max. (peak value, f > 1.0 MHz)	500	mA
$P_{tot}$ max. $(T_{mb} \le 60^{\circ}C, f \ge 1.0 MHz$	3.5	W

#### Temperature

$T_{stg}$	-40 to +150	°c
T, max.	150	°C

### THERMAL CHARACTERISTIC

th(j-mb)	25	degC/W	
R	0.5	degC/W	

### ELECTRICAL CHARACTERISTICS (T<sub>.</sub> = 25°C unless otherwise stated)

Education of the state of the s					
	•	Min.	Typ.	Max.	
I <sub>CBO</sub>	Collector cut-off current $I_E = 0$ , $V_{CB} = 20V$	-	-	10	μΑ
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 100 \text{mA}, I_B = 10 \text{mA}$	-	-	0.75	v
$^{ m h}_{ m FE}$	Static forward current transfer ratio $I_C = 50 \text{mA}$ , $V_{CE} = 5 \text{V}$	25	-	-	
	$I_C = 150 \text{mA}, V_{CE} = 5V$	25	-	-	
$^{\mathrm{C}}\mathrm{_{Tc}}$	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 20V$ , $f = 1.0MHz$	-	-	4.5	pF
-C <sub>re</sub>	Feedback capacitance $I_C = 10 \text{mA}$ , $V_{CE} = 20 \text{V}$ , $f = 1.0 \text{MHz}$ , $T_{mb} = 25^{\circ} \text{C}$	-	1.7	-	pF
N	Noise figure $I_C = 40 \text{mA}, V_{CE} = 20 \text{V},$				
	$f = 200 \text{MHz}, R_S = 75\Omega, T_{mb} = 25^{\circ}\text{C}$	=	6.0	-	dB

			Min.	Typ.	Max.	
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency at f					
_	$I_C = 15 \text{mA}, V_{CE} = 20 \text{V}$	BFR64	-	1000	-	MHz
	$I_{C} = 75 \text{mA}, \ V_{CE} = 20 \text{V}$	BFR63	1000	-	-	MHz
		BFR64	1200	-	-	MHz
	$I_{C} = 150 \text{mA}, \ V_{CE} = 20 \text{V}$	BFR63	-	1100	-	MHz
		BFR64	-	1200	-	MHz
Po	*Output power at f = 200MH	$1z, T_{mb} = 25^{O}$	С			
Ü	$I_C = 70 \text{mA}, \ V_{CE} = 20 \text{V}, \ \text{v}.$	s.w.r. at ou	tput < 2			
	$f_{p} = 202 \text{MHz}, f_{q} = 205 \text{MHz}$	$d_{im} = -30dE$	3			
	measured at $f_{(2q-p)} = 208$					
	(2q-p)	BFR63	-	150	-	mW
		BFR64	130	150	-	mW
Po	**Output power at f = 800 MH	$T_{mb} = 25^{\circ}$	С			
	$I_C = 70 \text{mA}, \ V_{CE} = 20 \text{V}, \ \text{v}.$	s.w.r. at out	:put < 2			
	$f_p = 798 MHz, f_q = 802 MHz$	$d_{im} = -30dE$	3			
	measured at $f_{(2q-p)} = 806$	MHz (channel	62)			
	(2q-p)	BFR64	70	90	-	mW
$G_{\mathbf{p}}$	Power gain (not neutralis	ed)				
р	$I_C = 70 \text{mA}, \ V_{CE} = 20 \text{V}, \ T_{CE}$	$=25^{\circ}C$ ,				
	$f = 200 \mathrm{MHz}$	BFR63	_	16	-	dB
		BFR64	15	16	-	dB
	$f = 800 \mathrm{MHz}$	BFR64	-	6.5	-	dB

<sup>\*</sup>See test circuit etc. on Page 5

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Dept. They must be separately and securely packed and clearly identified. If any are damaged or broken they <u>MUST NOT</u> be sent through the post. In this case, advice is available from the Service Department, Mullard Limited, New Road, Mitcham, Surrey.


<sup>\*\*</sup>See test circuit etc. on Page 6

#### ELECTRICAL CHARACTERISTICS (contd.)

#### Intermodulation characteristics

1. Output power at  $f = 200 \, \text{MHz}$ ,  $T_{mb} = 25^{\circ} \text{C}$   $I_{C} = 70 \, \text{mA}$ ,  $V_{CE} = 20 \, \text{V}$ , v.s.w.r. at output < 2,  $f_{p} = 202 \, \text{MHz}$ ,  $f_{q} = 205 \, \text{MHz}$ ,  $d_{im} = -30 \, \text{dB}$ ,  $measured at f_{(2q-p)} = 208 \, \text{MHz} \text{ (channel 9)}$ 

Test circuit



 $L_1$  = 3 turns of 1.4mm silver plated copper wire, winding pitch 2.7mm, int. dia. 8mm, taps 1.5 and 0.5 turns from earth.

 $L_2$  = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia.

 $L_3$  = 3 turns of 1.4mm silver plated copper wire, winding pitch 3.3mm, int. dia. 8mm.

 ${\rm L_4}$  = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia. 11mm.

#### Basis of adjustment

Intermodulation distortion at  $d_{im}$  = -30dB is caused by clipping in h.f. output current and voltage.

The maximum undistorted output power is attained when

(a) Clipping in current and voltage is simultaneous; this occurs if

$$R_{load} = (V_{CE} - V_{cek})/I_{C}$$

Where V cek is the high frequency knee voltage

#### ELECTRICAL CHARACTERISTICS (contd.)

Basic of adjustment (contd.)

(b) The h.f. collector current is as low as possible; this occurs if

$$-C_{load} = +C_{oe}$$


Where  $C_{oe}$  is the output capacitance of the transistor with short-circuited input. Experimentally obtained values of  $R_{load}$  and  $C_{load}$ , for maximum output power at an intermodulation factor of -30dB, are:

$$R_{load} = 220\Omega$$
,  $C_{load} = -4pF$ 

#### Procedure

- 1. Remove the transistor and connect a dummy load, consisting of a  $220\Omega$  resistor in parallel with a 4pF capacitor, between the collector and the emitter connections of the output circuit.
- 2. Tune and match the output circuit for zero reflection at 205MHz (i.e. v.s.w.r.=1).
- 3. Replace the dummy load by the transistor. Tune and match the input circuit for maximum power gain and good bandpass curve. The v.s.w.r. of the output will then be  $\leq 2$  over most of the channel. Corrections can be made by tuning  $L_2$ , this will not disturb the bandpass curve.
- 2. Output power at  $f = 800 \, \text{MHz}$ ,  $T_{mb} = 25^{\circ} \text{C}$   $I_{C} = 70 \, \text{mA}$ ,  $V_{CE} = 20 \, \text{V}$ , v.s.w.r. at output < 2,  $f_{p} = 798 \, \text{MHz}$ ,  $f_{q} = 802 \, \text{MHz}$ ,  $d_{im} = -30 \, \text{dB}$ , measured at  $f_{(20-n)} = 806 \, \text{MHz}$  (channel 62)

Test circuit



 $L_1 = 25 \times 7 \times 0.85$ mm silver plated copper strip, input tap at 5mm from earth.

 $L_2 = 13$  turns of 0.6mm enamelled copper wire, int. dia. 8mm.

 $L_3 = 1.5$  turns of 1.3mm copper wire, int. dia. 8mm.

ELECTRICAL CHARACTERISTICS (contd.)

#### Basis of adjustment

At 800MHz a dummy load cannot be used to adjust for optimum collector load, because at these frequencies the impedance transformations of the dummy load are too high.

A small signal with a frequency of the midchannel 802MHz is fed to the input. The signal is increased until clipping occurs, that is until the output power no longer increases linearly with increasing input signal. Care should be taken not to allow the voltage swing to exceed the  $V_{\mbox{\footnotesize{CER}}}$  value as this may result in the destruction of the transistor by second breakdown.


The output circuit is then tuned to eliminate clipping.

The output Po is given by

$$P_0 = I_C (V_{CE} - V_{cek})/2 = 480 \text{mW}$$


where  $V_{\mbox{cek}}$  is the high frequency knee voltage


Keeping the input signal as small as possible at  $P_0=480mW$ , the output circuit is adjusted for minimum intermodulation. The input circuit is then adjusted for maximum gain and good bandpass curve. The v.s.w.r. is found to be  $\leq 2$  over the whole channel.




Safe Operating Areas with the transistor forward biased

- I Region of permissible d.c. operation
- II Permissible extension for repetitive pulsed operation; f > 1 MHz
- III Repetitive pulsed operation in this region is allowed, provided  $\rm R_{\mbox{\footnotesize BE}}$   $^{<10\Omega}$  and  $\rm f>1MHz$








Silicon planar epitaxial n-p-n transistor in a plastic T-package. It is primarily intended for use in u.h.f. and microwave amplifiers such as aerial amplifiers, radar systems, oscilloscopes, spectrum analysers etc. The transistor features very low intermodulation distortion, high power gain and excellent wideband properties combined with very high transition frequency and a low noise figure.

QUICK REFERENCE DATA		
V <sub>CBO</sub> max.	20	V
V <sub>CEO</sub> max.	15	v
I <sub>C</sub> max.	25	mA
$P_{\text{tot}}^{\text{max.}} (T_{\text{amb}} \le 60^{\circ} \text{C})$	180	mW
T, max.	150	°C
$f_{T}$ typ. $(I_{C} = 14\text{mA}, V_{CE} = 10\text{V}, f = 500\text{MHz})$	5.0	GHz
$-C_{re}$ typ. $(I_C = 2mA, V_{CE} = 10V, f = 1MHz)$	0.4	pF
N typ. $(I_C = 2mA, V_{CE} = 10V, f = 500MHz)$	2.4	dB
$G_{UM}$ typ. $(I_C = 14mA, V_{CE} = 10V, f = 500MHz)$	19.5	dB
$d_{im}$ typ. $(I_C = 14mA, V_{CE} = 10V, R_L = 75\Omega$		
$V_o = 150 \text{mV}, f_{(p+q-r)} = 493.25 \text{MHz}$	-60	dB

#### OUTLINE AND DIMENSIONS



All dimensions in mm

Limiting values of operation according to the absolute maximum system.

#### Electrical

$V_{CEO}$ max. $2.0$ $I_{C}$ max. $25$ m $P_{tot}$ max. $(T_{amb} \le 60^{\circ} C)$ $180$ m
I <sub>C</sub> max. 25 m
-C
$P_{tot}$ max. $(T_{amb} \le 60^{\circ}C)$ 180 m
emperature

#### Te

T <sub>stg</sub>	-65 to +150	°C
T max.	150	°C

#### THERMAL CHARACTERISTIC

$$R_{th(j\text{-amb})}$$
 in free air, mounted on a glass-fibre print of  $40\times25\times1\text{mm}$  (see fig. 1) 0.5  $^{\text{O}}\text{C/mW}$ 




Fig. 1 Requirements for a glass-fibre print

### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

### BFR90

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)

	J	Min.	Тур.	Max.	
I <sub>CBO</sub>	Collector cut-off current $I_E = 0$ , $V_{CB} = 10V$	-	- 727	50	nA
h <sub>FE</sub>	$^{*}\text{Static}$ forward current transfer ratio $^{I}\text{C}$ = 14mA, $^{V}\text{CE}$ = 10V	25	50	-	
$^{\mathrm{f}}$	*Transition frequency $I_C = 14\text{mA}$ , $V_{CE} = 10\text{V}$ , $f = 500\text{MHz}$	-	5.0	-	GHz
<sup>C</sup> Tc	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	0.5	-	pF
<sup>C</sup> Te	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	0.8	-	pF
-C <sub>re</sub>	Feedback capacitance at $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}, V_{CE} = 10 \text{V}, f = 1.0 \text{MHz}$	-	0.4	-	pF
N	Noise figure at optimum source impedance and $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}, V_{CE} = 10 \text{V}, f = 500 \text{MHz}$	-	2.4		dB
G <sub>UM</sub>	Maximum unilateralized stage gain at $T_{amb} = 25^{\circ}C$ Calculated from s-parameters:				
	$G_{UM} = 10 \log \frac{\left \frac{s_{fe}}{1 - \left \frac{s_{ie}}{1 - \left \frac{s_{oe}}{2}\right ^{2}}\right } - \left \frac{s_{oe}}{1 - \left \frac{s_{oe}}{2}\right ^{2}}\right }{\left(1 - \left \frac{s_{oe}}{1 - \left \frac{s_{oe}}{2}\right ^{2}}\right)}$				
	$I_C = 14 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 500 \text{MHz}$	-	19.5	-	dВ

<sup>\*</sup>Measured under pulsed conditions.

Min. Typ. Max.

d<sub>im</sub> Intermodulation distortion at 
$$T_{amb} = 25^{\circ}C$$

$$I_{C} = 14\text{mA}, V_{CE} = 10\text{V}, R_{L} = 75\Omega, V.S.W.R < 2$$


$$V_{p} = V_{o} = 150\text{mV} \text{ at } f_{p} = 495.25\text{MHz}$$

$$V_{q} = V_{o} - 6\text{dB} \text{ at } f_{q} = 503.25\text{MHz}$$


$$V_{r} = V_{o} - 6\text{dB} \text{ at } f_{r} = 505.25\text{MHz}$$


measured at  $f_{(p+q-r)} = 493.25 \text{MHz}$  - -60 - dB

Intermodulation test circuit





L1=4 turns of Cu wire (0.35mm), winding pitch lmm, int.dia. 4mm








Constant noise figure circles















### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


## BFR90

$$V_{CE} = 10V$$
 $I_{C} = 14\text{mA}$ 
 $T_{amb} = 25^{\circ}\text{C}$ 




Input impedance derived from input reflection coefficient  $s_{ie}$  coordinates in ohm  $\times$  50

$$V_{CE} = 10V$$
 $I_{C} = 14 \text{mA}$ 
 $T_{amb} = 25^{\circ}\text{C}$ 




Feedback coefficient s

 $V_{CE} = 10V$   $I_{C} = 14\text{mA}$   $T_{amb} = 25^{\circ}\text{C}$ 



Output impedance derived from output reflection coefficient  $s_{0e}$  coordinates in ohm  $\times$  50

$$V_{CE} = 10V$$
 $I_{C} = 14 \text{mA}$ 
 $T_{amb} = 25^{\circ} \text{C}$ 




Forward transfer coefficient sfe

Silicon planar epitaxial n-p-n transistor in a plastic T-package. It is primarily intended for use in u.h.f. and microwave amplifiers such as aerial amplifiers, radar systems, oscilloscopes, spectrum analysers etc. The transistor features very low intermodulation distortion, high power gain and excellent wideband properties combined with very high transition frequency and a low noise figure.

QUICK REFERENCE DATA			
V <sub>CBO</sub> max.	15	V	
V <sub>CEO</sub> max.	12	V	
I <sub>C</sub> max.	35	mA	
$P_{\text{tot}} \text{ max. } (T_{\text{amb}} \le 60^{\circ} \text{C})$	180	mW	
T <sub>i</sub> max.	150	°C	
$f_{T}^{T} \text{ typ.}  (I_{C} = 30 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz})$	5.0	GHz	
$C_{re}$ typ. (I <sub>C</sub> = 2mA, $V_{CE}$ = 5V, f = 1MHz)	0.8	pF	
N typ. $(I_C = 2\text{mA}, V_{CE} = 5\text{V}, f = 500\text{MHz})$	1.9	dB	
$G_{UM}$ typ. (I <sub>C</sub> = 30mA, V <sub>CE</sub> = 5V) f = 500MHz	16.5	dB	
$\frac{d}{d}$ typ. $(I_C = 30\text{mA}, V_{CE} = 5\text{V}, R_L = 75\Omega)$			
$V_0 = 300 \text{mV}, f_{(p+q-r)} = 493.25 \text{MHz}$	-60	dB	

#### OUTLINE AND DIMENSIONS



All dimensions in mm

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBO</sub> max.	15	V
V <sub>CEO</sub> max.	12	V
V <sub>EBO</sub> max.	2.0	V
I <sub>C</sub> max.	35	mA
$P_{tot}$ max. $(T_{amb} \le 60^{\circ}C)$	180	mW
Temperature		
Tata	-65 to +150	$^{\mathrm{o}}\mathrm{C}$

## THERMAL CHARACTERISTIC

$$R_{th(j\text{-}amb)}$$
 in free air, mounted on a glass-fibre print of  $40\times25\times1\text{mm}$  (see fig. 1) 0.5  $^{\text{O}}\text{C/mW}$ 




Fig. 1
Requirements for a glass-fibre print

°C

150

### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise stated)

## BFR91

ELECTRICAL CHARACTERISTICS (1 - 25 C unless offictwise states)					
	•	Min.	Тур.	Max.	
I <sub>CBO</sub>	Collector cut-off current I <sub>E</sub> = 0, V <sub>CB</sub> = 5.0V	-	-	50	nA
<sup>h</sup> FE	*Static forward current transfer ratio $I_C = 30 mA$ , $V_{CE} = 5.0 V$	25	50	-	
$f_{T}$	$^{\circ}$ Transition frequency $_{C}$ = 30mA, $_{CE}$ = 5.0V, f = 500MHz	-	5.0	-	GHz
$^{\mathrm{C}}$ Tc	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	0. 7	-	рF
<sup>C</sup> Te	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	1.8	-	pF
-C <sub>re</sub>	Feedback capacitance at $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 1.0 \text{MHz}$	-	0.8	-	pF
N	Noise figure at optimum source impedance and $T_{amb} = 25^{\circ}C$				

Calculated from s-parameters:


 $I_C = 2.0 \text{mA}$ ,  $V_{CE} = 5.0 \text{V}$ , f = 500 MHz

$$G_{UM} = 10 \log \frac{|s_{fe}|^2}{(1 - |s_{ie}|^2)(1 - |s_{oe}|^2)}$$
  
 $I_{C} = 30 \text{mA}, V_{CF} = 5.0 \text{V}, f = 500 \text{MHz}$ 
16.5

dB

1.9


<sup>\*</sup>Measured under pulsed conditions.



### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


## BFR91

$$V_{CE} = 5V$$
 $I_{C} = 30 \text{mA}$ 
 $T_{amb} = 25^{\circ} \text{C}$ 




Input impedance derived from input reflection coefficient  $s_{\mbox{\scriptsize ie}}$  coordinates in ohm  $\times\,50$ 

$$V_{CE} = 5V$$
 $I_{C} = 30 \text{mA}$ 
 $T_{amb} = 25^{\circ} \text{C}$ 



Feedback coefficient s






Output impedance derived from output reflection coefficient  $s_{\mbox{\scriptsize Oe}}$  coordinates in ohm  $\times$  50

$$V_{CE} = 5V$$

$$I_{C} = 30 \text{mA}$$

$$T_{amb} = 25^{\circ} \text{C}$$




Forward transfer coefficient s<sub>fe</sub>

Silicon n-p-n planar epitaxial transistor in a micro-miniature plastic envelope. It is primarily intended for use in u.h.f. and microwave amplifiers in thick and thin film circuits, such as in aerial amplifiers, radar systems, oscilloscopes, spectrum analysers, etc.

QUICK REFERENCE DATA				
V <sub>CBO</sub> max.	20	V		
V <sub>CEO</sub> max.	15	V		
I max.	25	mA		
$P_{\text{tot}} = \max_{\text{amb}} (T_{\text{amb}} \le 60^{\circ}\text{C})$	180	mW		
T max.	150	°C		
$f_{T}$ typ. $(I_{C} = 14\text{mA}, V_{CE} = 10\text{V}, f = 500\text{MHz})$	5.0	GHz		
-C <sub>re</sub> typ. $(I_C = 2\text{mA}, V_{CE} \approx 10\text{V}, f = 1\text{MHz})$	0.7	pF		
N typ. $(I_C = 2mA, V_{CE} = 10V, f = 500MHz)$	2.4	dB		
$G_{UM}$ typ. ( $I_C = 14 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 500 \text{MHz}$ )	18	₫B		
$d_{im}$ typ. $(I_C = 14\text{mA}, V_{CE} \approx 10\text{V}, R_L = 75\Omega, V_0 =$	150mV,			
f(p+q-r) = 493.25MHz, see also page 4)	-60	dB		

OUTLINE AND DIMENSIONS - For details see page 2




 $2\frac{1}{2} \times actual size$ 

#### OUTLINE AND DIMENSIONS

All dimensions in millimetres

Plan view from above



#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBO</sub> max.	20	v
V <sub>CEO</sub> max.	15	v
V <sub>EBO</sub> max.	2.0	v
1 max.	25	mA
$P_{tot}$ max., $T_{amb} < 60^{\circ}C$ , mounted on a ceramic		
substrate of $15 \times 10 \times 0.5$ mm	180	mW

#### Temperature

T		-65 to +150	°c
stg T <sub>i</sub> max.		150	°C

#### THERMAL CHARACTERISTIC

R th(j-amb)	Thermal resistance between junction		
tn(j-amb)	and ambient, the device mounted on		
	a ceramic substrate of $15 \times 10 \times 0.5$ mm	0, 50	OC/mW

# u min. N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}$ C unless otherwise stated)

ELECTRI	CAL CHARACTERISTICS (1 = 25 C miless o	ulerwise	stated)		
	•	Min.	Typ.	Max.	
I <sub>CBO</sub>	Collector cut-off current $I_E = 0$ , $V_{CB} = 10V$	-	-	50	nA
h <sub>FE</sub>	*Static forward current transfer ratio $I_C = 14 mA$ , $V_{CE} = 10 V$	25	50	-	
f <sub>T</sub>	*Transition frequency $I_C = 14mA$ , $V_{CE} = 10V$ , $f = 500MHz$	-	5.0	-	GHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	0.75	-	pF
C <sub>Te</sub>	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	0.8	-	pF
-C <sub>re</sub>	Feedback capacitance, $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 1.0 \text{MHz}$	-	0. 7	-	pF
N	†Noise figure at optimum source impedance, $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}, V_{CE} = 10 \text{V}, f = 500 \text{MHz}$	· <u>-</u>	2.4	-	dB
G <sub>UM</sub>	Max. unilateralized stage gain at $T_{amb} = 25^{\circ}C$ , calculated from s-parameters:				
	$G_{UM} = 10 \log \frac{\left \frac{s_{fe}}{2}\right ^2}{\left(1 - \left \frac{s_{ie}}{2}\right ^2\right) \left(1 - \left \frac{s_{oe}}{2}\right ^2\right)}$	_ )			
	$I_{C} = 14\text{mA}, \ V_{CE} = 10\text{V}, \ f = 500\text{MHz}$	÷	18	-	ďВ

 $<sup>{}^{*}\</sup>text{Measured under pulsed conditions.}$ 

<sup>†</sup>Crystal mounted in a BFR 90 envelope.

Тур. Min. Max.

d<sub>im</sub> Intermodulation distortion at 
$$T_{amb} = 25^{\circ}C$$
 $I_{C} = 14\text{mA}$ ,  $V_{CE} = 10V$ ,
 $R_{\star} = 75\Omega$ , V.S. W.R. <2


$$I_C = 14\text{mA}$$
,  $V_{CE} = 10\text{V}$ ,
 $R_L = 75\Omega$ , V.S.W.R. < 2

+24V

dB


$$\begin{array}{l} V_{p} = V_{o} = 150 mV \text{ at } f_{p} = 495.25 MHz \\ V_{q} = V_{o} - 6 dB \qquad \text{at } f_{q} = 503.25 MHz \\ V_{r} = V_{o} - 6 dB \qquad \text{at } f_{r} = 505.25 MHz \\ \text{Measured at } f_{\left(p+q-r\right)} = 493.25 MHz \end{array}$$


Intermodulation test circuit:





L1 = 4 turns of Cu wire (0.35 mm),winding pitch 1mm, int. dia.4mm  $L2 = L3 = 5\mu H$ 


### Circles of constant noise figure





















# μ min. N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


BFR92






Input impedance derived from input reflection coefficient s coordinates in ohm  $\times 50$ 

 $V_{CE} = 10V$   $I_{C} = 14mA$   $T_{amb} = 25^{\circ}C$ 




Reverse transfer coefficient s





coordinates in ohm × 50




Forward transfer coefficient s

Silicon n-p-n planar epitaxial transistor in a micro-miniature plastic envelope. It is primarily intended for use in u.h.f. and microwave amplifiers in thick and thin film circuits, such as in aerial amplifiers, radar systems, oscilloscopes, spectrum analyers, etc.

	QUICK REFERENCE DATA		
V <sub>CBO</sub> max		15	v
V <sub>CEO</sub> max.		12	v
I max		35	mA
P max	$(T_{amb} \le 60^{\circ}C)$	180	mW
T <sub>i</sub> max		150	$^{\circ}C$
f <sub>T</sub> typ.	$(I_C = 30 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz})$	5.0	GHz
-C typ.	$(I_C = 2\text{mA}, V_{CE} = 5\text{V}, \text{ f} = 1\text{MHz})$	0.8	pF
	$(I_C = 2mA, V_{CE} = 5V, f = 500MHz)$	1.9	dB
	$(I_C = 30 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz})$	16.5	dB
	$(I_C = 30 \text{mA}, V_{CE} = 5 \text{V}, R_L = 75 \Omega, V_0 = 30 \text{m})$	00mV	
	$f_{(p+q-r)} = 493.25MHz$ , see also page 4)	-60	dB

#### OUTLINE AND DIMENSIONS

For details see page 2




 $2\frac{1}{2}$  × actual size

#### OUTLINE AND DIMENSIONS

#### All dimensions in millimetres

Plan view from above



#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBO</sub> max.	15	V
V <sub>CEO</sub> max.	12	v
V <sub>EBO</sub> max.	2.0	V
I <sub>C</sub> max.	35	mA
$P_{tot}$ max., $T_{amb} \le 60^{\circ}$ C, mounted on a ceramic		
substrate of $15 \times 10 \times 0.5$ mm	180	mW

### Temperature

Tstg	-65 to +150	°C
T <sub>i</sub> max.	150	°C

#### THERMAL CHARACTERISTIC

R <sub>th(i-amb)</sub>	Thermal resistance between junction and ambient, the device mounted on a		
cit(j-amb)	and ambient, the device mounted on a		_
	ceramic substrate of $15 \times 10 \times 0.5$ mm	0.50	OC/mW

# $\mu$ min. N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}$ C unless otherwise stated)						
	j	Min.	Тур.	Max.		
I <sub>CBO</sub>	Collector cut-off current $I_E = 0$ , $V_{CB} = 10V$	-	-	50	nA	
h <sub>FE</sub>	*Static forward current transfer ratio $I_C = 30 mA$ , $V_{CE} = 5V$	25	50	-		
$f_{\mathrm{T}}$	*Transition frequency $I_C = 30 \text{mA}$ , $V_{CE} = 5 \text{V}$ , $f = 500 \text{MHz}$	-	5.0	-	GHz	
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	0.7	-	pF	
<sup>C</sup> Te	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	1.8	-	pF	
-C <sub>re</sub>	Feedback capacitance, $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}$ , $V_{CE} = 5V$ , $f = 1.0 \text{MHz}$	-	0,8	-	pF	
N	†Noise figure at optimum source impedance, $T_{amb} = 25^{\circ}C$ $I_{C} = 2.0 \text{mA}, V_{CF} = 5V, f = 500 \text{MHz}$	-	1.9	_	dB	
$G_{UM}$	Max. unilateralized stage gain at $T_{amb} = 25^{\circ}C, \text{ calculated from}$ s-parameters:					
	$G_{UM} = 10 \log \frac{ s_{fe} ^2}{(1 -  s_{ie} ^2)(1 -  s_{oe} ^2)}$	<sup>2</sup> )				
	$I_{C} = 30 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz}$	-	16.5	-	dB	

<sup>\*</sup>Measured under pulsed conditions

<sup>†</sup>Crystal mounted in a BFR91 envelope

d<sub>im</sub> †Intermodulation distortion at T = 
$$25^{\circ}$$
C

$$I_{C} = 30 \text{mA}, V_{CE} = 5\text{V}, R_{L} = 75\Omega, \text{V.S. W. R.} \le 2 - -60 - dB$$

$$V_{p} = V_{o} = 300 \text{mV} \text{ at } f_{p} = 495.25 \text{MHz}$$

$$V_{q} = V_{o} -6 \text{dB at } f_{q} = 503.25 \text{MHz}$$


$$V_{r} = V_{o} -6 \text{dB at } f_{r} = 505.25 \text{MHz}$$

Measured at  $f_{(p+q-r)} = 493.25MHz$ 


Intermodulation test circuit: +24V 560 L  $1.2k\Omega$ 240ภั 680pF 680pF **--**0 75Ω 680pF T.U.T. 75ΩO-L1 = 4 turns of Cu. wire (0.35mm), winding pitch 1mm, int. dia.4mm 04724


 $L2 = L3 = 5\mu H$ 


†Crystal mounted in a BFR91 envelope
























# μ min. N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


BFR93

 $V_{CE} = 5V$   $I_{C} = 30mA$   $T_{amb} = 25^{\circ}C$ 




Input impedance derived from input reflection coefficient s coordinates in ohm  $\times$  50


 $V_{CE} = 5V$   $I_{C} = 30\text{mA}$   $T_{amb} = 25^{\circ}\text{C}$ 



Reverse transfer coefficient s



output reflection coefficient s coordinates in ohm  $\times$  50




D5252

Silicon n-p-n planar epitaxial transistor in a subminiature plastic envelope, intended for a wide range of v.h.f. and u.h.f. applications in thin and thick films.

	QUICK REFERENCE DAT	A	
V <sub>CBOM</sub>	max.	25	V
v <sub>CEO</sub>	max.	15	v
I <sub>CM</sub>	max.	50	mA
P	$\max$ , $T_{amb} \le 25^{\circ}C$	200	mW
T,	max.	150	$^{\mathrm{o}}\mathrm{C}$
h <sub>EE</sub> at I	$_{\rm C}$ = 2mA, $_{\rm CE}$ = 1V	20-150	
$f_{T}^{}$ typ.,	$I_{C} = 25 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz}$	1.3	GHz
N typ., 1	$_{\rm C}$ = 2mA, $_{\rm CE}$ = 5V,		
1	$R_S = 50\Omega$ , $f = 500MHz$	4.5	dB

OUTLINE AND DIMENSIONS



All dimensions in millimetres
Plan view from above

#### **RATINGS**

Limiting values of operation according to the absolute maximum system.

#### Electrical

$v_{CBOM}$	max. (peak value)	25	V
$v_{CEO}$	$\max. (I_C = 10mA)$	15	V
$v_{EBO}$	max.	2.5	v
$^{\mathrm{I}}\mathrm{_{C}}$	max. (d.c.)	25	mA
I <sub>CM</sub>	max. (peak value)	50	mA
P <sub>tot</sub>	max. $T_{amb} \le 25^{\circ}C$ , mounted on a ceramic		
	substrate of $7 \times 5 \times 0.5$ mm	200	mW

#### Temperature

T <sub>stg</sub>			-65 to +150	°C ;
Ti	max.		150	°C

#### THERMAL CHARACTERISTICS

R th(j-amb)	Thermal resistance between junction			
·-	and ambient, the device mounted on a		_	
	ceramic substrate of $7 \times 5 \times 0$ . 5mm	0.62	U	C/mW


# μ min. N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR


## BFS17R


ELECTRICAL CHARACTERISTICS (T $_{j}$  = 25 $^{\circ}$ C unless otherwise stated)


	<del>-</del>				
		Min.	Тур.	Max.	
I <sub>CBO</sub>	Collector cut-off current				
CBO	$I_{E} = 0, \ V_{CB} = 10V$		-	10	nΑ
	$I_{E} = 0$ , $V_{CB} = 10V$ , $T_{j} = 100^{\circ}C$	-	-	10	μΑ
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 2.0 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	20	-	150	
	$I_C = 25 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	20	-	-	
$f_{T}$	Transition frequency				
1	$I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V}, f = 500 \text{MHz}$	-	1.0	, <del>-</del>	GHz
	$I_{C} = 25 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 500 \text{MHz}$	-	1.3	-	GHz
-C <sub>re</sub>	Feedback capacitance		0.65		19
	$I_{C} = 2.0 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 1.0 \text{MHz}$	-	0.65	-	pF
$^{ m C}_{ m Tc}$	Collector capacitance				_
1 C	$I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	=	1.5	pF
$^{ m C}_{ m Te}$	Emitter capacitance				
	$I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	-	2.0	pF
*N	Noise figure				
	$I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V},$				
	$R_S = 50\Omega$ , $f = 500MHz$	-	4.5	-	dB
d im	Intermodulation distortion				
1111	$I_{C} = 10 \text{mA}$ , $V_{CE} = 6.0 \text{V}$ , $R_{L} = 37.5 \Omega$ ,				
	$T_{amb} = 25^{\circ}C$				
	$V_0 = 100 \text{mV}$ at $f_D = 183 \text{MHz}$				
	$V_0 = 100 \text{mV} \text{ at } f_q = 200 \text{MHz}$				
	measured at $f_{(2q-p)} = 217MHz$	-	-45		dB


<sup>\*</sup>Crystal mounted in a BFY90 envelope
























Silicon n-p-n planar epitaxial transistor in a microminiature plastic envelope, intended for i.f. and v.h.f. applications in thin and thick films. The device features a very low feedback capacitance.

	QUICK REFERENCE DATA			
V <sub>CBO</sub>	max.	30	V	
V <sub>CEO</sub>	max.	20	V	
I <sub>C</sub>	max.	<b>2</b> 5	mA	
P <sub>tot</sub>	max. $T_{amb} \le 25^{\circ}C$	200	mW	
T	max.	150	°C	
h <sub>FE</sub> mi	$n_{\bullet}$ , $I_{C} = 7 \text{mA}$ , $V_{CE} = 10 \text{V}$	40		
	$I_{C} = 5\text{mA}, V_{CE} = 5\text{V}, f = 100\text{MHz}$	450	MHz	
1 -	max., $I_C = 1 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 1 \text{MHz}$	0.4	pF	

OUTLINE AND DIMENSIONS



All dimensions in millimetres
Plan view from above

#### RATINGS

Limiting values of operation according to the absolute maximum system.

771	 - 4	 ica	

$v_{CBO}$	max.	30	V
$v_{CEO}$	$\max. (I_C = 2.0 \text{mA})$	20	V
V <sub>EBO</sub>	max.	4.0	V
$^{\rm I}{}_{ m C}$	max.	25	mA
$^{\rm I}{}_{ m CM}$	max.	25	mA
P <sub>tot</sub>	max. $T_{amb} \le 25^{\circ}C$ , mounted on a ceramic		
	substrate of $7 \times 5 \times 0.5$ mm	200	mW

#### Temperature


T <sub>stg</sub>		-65 to +150	°C
T <sub>j</sub>	max.	150	°C


#### THERMAL CHARACTERISTICS


R th(j-amb)	Thermal resistance between junction		
m(j-amb)	and ambient, the device mounted on a		
	ceramic substrate of $7 \times 5 \times 0.5$ mm	0.62	<sup>o</sup> C/mW


## ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$ unless otherwise stated)


	,	Min.	Тур.	Max.
$I_{CBO}$	Collector cut-off current $I_{E} = 0$ , $V_{CR} = 20V$	_	_	100 nA
	$I_{E} = 0$ , $V_{CB} = 20V$ , $T_{i} = 100^{\circ}C$	-	-	10 μA
$v_{BE}^{}$	Base-emitter voltage I = 7,0mA, V CE = 10V	-	740	900 mV
h <sub>FE</sub>	Static forward current transfer ratio			
	$I_C = 7.0 \text{mA}, V_{CE} = 10 \text{V}$	40	85	-
f <sub>T</sub>	Transition frequency $I_C = 5.0 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 100 \text{MHz}$	275	450	- MHz
-C <sub>re</sub>	Feedback capacitance $I_C = 1.0 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 1.0 \text{MHz}$	-	0.35	0.40 pF
$^{\mathrm{C}}_{\mathrm{Tc}}$	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	0.8	- pF












Two matched N-channel silicon epitaxial planar junction-gate field-effect transistors in TO-72 metal envelopes, mounted together in an S-clip.

This device is intended for low level differential amplifiers, sample and hold circuits, chopper circuits, etc. in instrumentation and control.

QUICK REFERENCE DATA					
		BFS21	BFS21A		
$^{\mathrm{I}}$ G	Gate cut-off leakage current $T_{amb} = 25^{\circ}C$ , $V_{DG} = 15V$ , $I_{D} = 0.5mA$	< 0.5	<0.5	nA	
ΔV <sub>GS</sub>	Differential gate-source voltage $T_{amb} = 25^{\circ}C$ , $V_{DG} = 15V$ , $I_{D} = 0.5mA$	< 20	< 10	mV	
$\left  \frac{d \Delta V_{GS}}{dT} \right $	Thermal drift of differential gate-source voltage $T_{amb} = 25^{\circ}C$ , $V_{DG} = 15V$ , $I_{D} = 0.5mA$	< 75	<40 μ\	//degC	
$\Delta \frac{g_{os}}{g_{fs}}$	Difference of penetration factors $T_{amb} = 25^{\circ}C$ , $V_{DG} = 15V$ , $I_{D} = 0.5 \text{mA}$	< 1.0	<0.5	×10 <sup>-3</sup>	
$\left  \Delta \frac{1}{g_{fs}} \right $	Difference of transfer impedances $T_{amb} = 25^{\circ}C$ , $V_{DG} = 15V$ , $I_{D} = 0.5 \text{mA}$	< 15	<7.5	Ω	
CMRR	Common mode rejection ratio	> 60	> 66	dB	

#### OUTLINE AND DIMENSIONS

Two devices conforming to J.E.D.E.C. TO-72 mounted in an S-clip For details see page 5



#### RATINGS (of the total device)

Limiting values of operation according to the absolute maximum system

#### Electrical

V <sub>max</sub> .	Voltage between any two terminals	30	V
I <sub>D</sub> max.	Drain current	4.0	mA
I max.	Gate current	0.5	mA
P <sub>tot</sub> max.	Total power dissipation (T <sub>clip</sub> <100°C)	30	mW
Temperature			
Т	Operating ambient temperature	-20 to +100	$^{\mathrm{o}}\mathrm{c}$

amb		
ELECTRICAL CH	RACTERISTICS (total device, $T_{amb} = 25^{\circ}C$ unless otherwise stated)	)

I	Drain current ratio	BFS21	BFS21	Α.
DSS1 DSS2	$V_{DG} = 15V, V_{GS} = 0, T_j = 25^{\circ}C$	>0.95 <1.05	>0.98 <1.08	
V <sub>GS1</sub> -V <sub>GS2</sub>	Differential gate-source voltage			
1 332 332 1	$I_{D} = 500 \mu A, \ V_{DG} = 15 V$	< 20	< 10	mV
	$I_{D} = 100 \mu A, V_{DG} = 15 V$	< 20	< 10	mV
$\frac{\Delta \left  V_{G1S1} - V_{G2S2} \right }{\Delta T_{amb}}$	Thermal drift of differential gate-source voltage			
$^{\Delta \mathrm{T}}_{\mathrm{amb}}$	$I_{D}^{*} = 500 \mu A, V_{DG}^{*} = 15V$	< 75	< 40	$\mu V/degC$
	$I_D = 100 \mu A$ , $V_{DG} = 15 V$	< 75	< 40	μV/degC
$\Delta \left  V_{G1S1} - V_{G2S2} \right $	*Differential gate-source voltage change with ambient temperature T = 25 to 100°C			
	$I_{D} = 500 \mu A, V_{DG} = 15 V$	< 6	< 3	mV
	$I_{D} = 100 \mu A, \ V_{DG} = 15 V$	< 6	< 3	mV
1 g . i	Difference of penetration factors (s	ee note 1)		9
$\Delta \frac{g_{os}}{g_{fs}}$	$I_{D} = 500 \mu A, \ V_{DG} = 15 V$	< 1	< 0.5	10 <sup>-3</sup>
fs	$I_{D} = 100 \mu A, \ V_{DG} = 15 V$	<1	<0.5	10 <sup>-3</sup>
, 1	Difference of transfer impedances	(see note 2)		
$\Delta \frac{1}{g_{fs}}$	$I_D = 500 \mu A, \ V_{DG} = 15 V$	< 15	<7.5	Ω
	$I_D = 100 \mu A, \ V_{DG} = 15 V$	< 75	<37.5	Ω
CMRR	Common mode rejection ratio (see	note 3)		
	$I_{D} = 500 \mu A$ , $V_{DG} = 15 V$	>60	>66	dB
	$I_D = 100 \mu A, \ V_{DG} = 15 V$	>60	> 66	dB

<sup>\*</sup>Differential gate-source voltage change with ambient temperature =  $|V_{G1S1} - V_{G2S2}| T_{amb2} - |V_{G1S1} - V_{G2S2}| T_{amb1}$ 

ELECTRICAL CHARACTERISTICS (contd.)

#### NOTES

1. The difference between the penetration factors is equal to the ratio of the change of the differential gate-source voltage ( $\Delta V_{GS}$ ) to the change of drain-gate voltage ( $V_{DG}$ ) with the drain current ( $I_{D}$ ) constant.

i.e.

$$\Delta \frac{g_{OS}}{g_{fS}} = \frac{d \Delta V_{GS}}{d V_{DG}}$$
 at  $I_D$  = constant

2. The difference between the transfer impedances is equal to the ratio of the change of the differential gate-source voltage (  $\Delta V_{GS}$ ) to the change of drain current ( $I_D$ ), with the drain-gate voltage ( $V_{DG}$ ) constant.

i.e.


$$\Delta \frac{1}{g_{fs}^{}} = \frac{d \Delta V_{GS}}{d I_{D}} \qquad \text{at } V_{DG}^{} = constant$$

3. The common mode rejection ratio

$$\frac{1}{\text{C M R R}} = \Delta \frac{g_{\text{os}}}{g_{\text{fs}}} + \frac{1}{2} g_{\text{cs}} \cdot \Delta \frac{1}{g_{\text{fs}}}$$

where  $g_{08}$  in this formula is the output conductance of the summing current source.

The guaranteed values of C M R R apply at  ${\bf g}_{\rm CS}$  =  $0.1\mu mho$  .



#### RATINGS (of the individual field-effect transistor)

Limiting values of operation according to the absolute maximum system.

ום	ectrica	7

<sup>±V</sup> DS max.	Drain-source voltage	30	v
V <sub>DGO</sub> max.	Drain-gate voltage (open source)	30	v
-V <sub>GSO</sub> max.	Gate-source voltage (open drain)	30	v
$I_{D}^{max}$ .	Drain current	20	mA
I <sub>G</sub> max.	Gate current	10	mA
P <sub>tot</sub> max.	Power dissipation ( $T_{amb} < 25^{\circ}C$ )	300	mW
m			

#### Temperature

T stg	Storage temperature	-65 to +200	°c
T max.	Junction temperature	+200	$^{\mathrm{o}}\mathrm{c}$

#### THERMAL CHARACTERISTIC


$R_{th(j-amb)}$	for individual transistor without		
th(j-amb)	S-clip in free air	0.59	degC/mW

#### ELECTRICAL CHARACTERISTICS (of the individual field-effect transistor)

 $T_{amb} = 25^{\circ}C$  unless otherwise stated

<b>T</b>	Cata aut off lasks as assument		
$^{ m I}_{ m G}$	Gate cut-off leakage current $I_D = 500\mu A$ , $V_{DG} = 15V$	<0.5	nA
	$I_{D} = 500 \mu A$ , $V_{DG} = 15V$ , $T_{amb} = 100^{\circ}C$	< 25	nA
I <sub>DSS</sub>	Drain current $V_{DG} = 15V$ , $V_{GS} = 0$ , $T_j = 25^{\circ}C$	>1.0	mA
<sup>-V</sup> <sub>(P)GS</sub>	Gate-source cut-off voltage $I_D = 0.5 \text{nA}, \ V_{DG} = 15 \text{V}$	<6.0	v
g <sub>fs</sub>	Transfer conductance $I_D = 500\mu A$ , $V_{DG} = 15V$ , $f = 1kHz$	>1.0	mmho
$^{\rm g}$ os	Output conductance $I_D = 500\mu A$ , $V_{DG} = 15V$ , $f = 1kHz$	< 15	μmho
C <sub>is</sub>	Input capacitance $I_D^{=500\mu A}$ , $V_{DG}^{=15V}$ , $f=1MHz$	< 5.0	pF
c <sub>rs</sub>	Feedback capacitance $I_D = 500\mu A$ , $V_{DG} = 15V$ , $f = 1MHz$	<0.75	pF
$\frac{V}{\sqrt{B}}$	Equivalent noise voltage (B=5Hz) $I_D = 500\mu A$ , $V_{DG} = 15V$ , $f = 10Hz$	< 200	nV/√Hz
V 2	$V_{DG}^{=15V}, V_{GS}^{=0}, f^{=10Hz}$	< 75	nV/√Hz

#### OUTLINE AND DIMENSIONS



#### SOLDERING AND WIRING RECOMMENDATIONS

- Devices may be soldered directly into a circuit with a soldering iron at a maximum iron temperature of 245°C for a time of up to 10 seconds at least 1.5mm from the seal. At an iron temperature of 245°C to 400°C the maximum soldering time is 5 seconds at least 5mm from the seal.
- 2. These devices may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a device mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.

The BFS28 is a silicon n-channel, depletion-type dual-insulated-gate  $M_{\bullet}O_{\bullet}S_{\bullet}$  field effect transistor. It is intended for a wide range of applications in communications, instrumentation and control.

	QUICK REFERENCE DATA		
V <sub>DS</sub> max.	Drain-source voltage	20	v
+V <sub>G1S</sub> max.	Gate 1-source voltage	8.0	v
+V <sub>G2S</sub> max.	Gate 2-source voltage	8.0	v
I <sub>D</sub> max.	Drain current	20	mA
Ptot max.	Total device power dissipation $(T_{amb}^{\leq 25^{\circ}C})$	200	mW
T max.	Maximum junction temperature	135	°c
Characteristi	cs		
$I_D = 10 \text{ mA},$	$V_{DS} = 13V, V_{G2S} = +4.0V$		
y <sub>fs</sub>   typ.	Small signal forward transfer admittance in common source	10	
)	(f = 1kHz)	13	mmho
G <sub>a</sub> typ.	Power gain (f = 200MHz)	18	dB
-C <sub>rs</sub> typ.	Feedback capacitance (f=10MHz)	25	$\mathbf{fF}$
N typ.	Noise figure at optimum source admittance (f = 200MHz)	3	dB

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-72 B.S. 3934 SO-12A/SB4-3

For details see page 4



#### RATINGS

Limiting values of operation according to the absolute maximum system.

וים	ec	-	in	01
	e.	ш.	ıc	ш

V <sub>DS</sub> max.	Drain-source voltage	20	v
+V <sub>G1S</sub> max.	Gate 1-source voltage	8.0	v
$\frac{+V}{G2S}$ max.	Gate 2-source voltage	8.0	v
+V max.	Non-repetitive peak gate 1- source voltage (t≤10ms)	50	v
+V <sub>G2SM</sub> max.	Non-repetitive peak gate 2- source voltage (t≤10ms)	50	v
I <sub>D</sub> max.	Drain current	20	mA
Ptot max.	Total device power dissipation ( $T_{amb}^{\leq 25^{\circ}C}$ )	200	mW
Temperature			
T min.		-65	°c
T max.		+135	°c
T max.		+135	°c

#### THERMAL CHARACTERISTICS

R<sub>th(j-amb)</sub>

0.55 degC/mW

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated)

		Min.	Typ.	Max.	
-v <sub>G1S</sub>	Gate 1-source cut-off voltage $v_{DS} = 20V$ , $I_D = 100\mu A$ , $v_{G2S} = +4V$	-	~	5.0	v
-v <sub>G2S</sub>	Gate 2-source cut-off voltage $v_{DS} = 20V$ , $I_D = 50\mu A$ , $v_{G1S} = 0$	-	~	4.0	v
-V <sub>G1S</sub>	Gate 1-source voltage $I_D = 10 \text{mA}$ , $V_{DS} = 13 \text{V}$ , $V_{G2S} = +4 \text{V}$	0.6	~	2.8	v
	$I_{D} = 4mA, V_{DS} = 10V, V_{G2S} = +4V$	1.0	-	3.2	V
<sup>+I</sup> G1SS	Gate 1 leakage current $^{+\mathrm{V}}_{\mathrm{G1}} = 8\mathrm{V}, \ \mathrm{V}_{\mathrm{G2S}} = 0, \ \mathrm{V}_{\mathrm{DS}} = 0,$ $\mathrm{T}_{\mathrm{j}} = 135^{\mathrm{O}}\mathrm{C}$	-	-	1.0	nА
<sup>+I</sup> G2SS	Gate 2 leakage current $_{\rm G2}^{+\rm V}_{\rm G2}^{-8\rm V}$ , $_{\rm G1S}^{+0}$ , $_{\rm DS}^{+0}$ , $_{\rm i}^{-135}{}^{\rm o}{\rm C}$	-	-	1.0	nA

# SILICON N-CHANNEL DUAL-INSULATED-GATE FIELD-EFFECT TRANSISTOR

# BFS28

#### ELECTRICAL CHARACTERISTICS (cont'd)

Small signal y-parameters (see also graphs on pages 6 and 7)

$$I_D = 10 \text{ mA}, \ V_{DS} = 13 \text{ V}, \ V_{G2S} = +4 \text{ V}, \ T_{amb} = 25^{\circ} \text{ C}$$


D_roun	', DS 'G2S 'T', amb	•			
		Min.	Typ.	Max.	,
$ \mathbf{y}_{\mathbf{fs}} $	Forward transfer admittance				
ISI	f = 1kHz	8	13	_	mmho
	f = 200MHz	-	12	-	mmho
	f = 500MHz	-	11.3	-	mmho
-C <sub>rs</sub>	Feedback capacitance				
rs	f = 10MHz	-	25	-	fF
G <sub>a</sub>	Power gain				
а	$I_D = 10 \text{ mA}, V_{DS} = 13 \text{ V}, V_{G2S} = +4 \text{ V},$				
	$f = 200 MHz$ , $G_S = 1.3 mmho$ , $G_L = 1 mm$	mho,			
	$\boldsymbol{B}_{\boldsymbol{S}}$ and $\boldsymbol{B}_{\boldsymbol{L}}$ tuned for maximum gain	-	18	-	dB
$G_{UM}$	Max. unilateralised power gain				
	(see note 1) $I_D = 10 \text{ mA}, V_{DS} = 13 \text{ V},$				
	$V_{G2S} = +4V, f = 200MHz$ f = 500MHz	-	20.5	-	dB
	f = 500 MHz	-	7.9	-	dB
N	Noise figure at optimum source				
	admittance				
	$I_D = 10 \text{ mA}, \ V_{DS} = 13 \text{ V}, V_{G2S} = +4 \text{ V},$				
	$f = 200 MHz$ , $G_{S(opt)}$ typ. = 1.4mmho,				
	B <sub>S(opt)</sub> typ. = 5.5mmho	-	3.0	4.0	dB

NOTE

1. 
$$G_{UM} = 10 \log \frac{y_{fs}^2}{4 g_{is} \times g_{os}}$$

#### OUTLINE AND DIMENSIONS

Conforms to J. F. D. F. C. TO-72





- 1. Drain
- 2. Gate 2
- 3. Gate 1
- 4. Source and substrate connected to


#### SOLDERING AND WIRING RECOMMENDATIONS


- Devices may be soldered directly into a circuit with a soldering iron at a maximum iron temperature of 245°C for a time of up to 10 seconds at least 1.5mm from the seal. At an iron temperature of 245°C to 400°C the maximum soldering time is 5 seconds at least 5mm from the seal.
- 2. These devices may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a device mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.


#### HANDLING NOTE


To exclude the possibility of damage to the gate oxide layer by an electrostatic charge building up on the high resistance gate electrode, the device is fitted with a conducting rubber ring around the leads. This ring should not be removed until after the device has been mounted in the circuit.

# SILICON N-CHANNEL DUAL-INSULATED-GATE FIELD-EFFECT TRANSISTOR












# SILICON N-CHANNEL DUAL-INSULATED-GATE FIELD-EFFECT TRANSISTOR







Circles of constant typical noise figure


Typical noise figure versus drain current

Silicon planar epitaxial n-p-n transistor in a subminiature plastic T-package, primarily intended for use in u.h.f. low power amplifiers such as in pocket phones, paging systems, etc.

The transistor features low current consumption (100 $\mu$ A -1mA), excellent wideband properties and low noise up to high frequencies.

	QUICK REFERENCE DATA		•
$v_{CBO}$	max.	8.0	V
V <sub>CEO</sub>	max.	5.0	V
I <sub>C</sub>	max.	2.5	mA
Ptot	max. $(T_{amb} \leq 135^{\circ}C)$	30	mW
Тį	max.	150	$^{\mathrm{o}}\mathrm{C}$
f <sub>T</sub>	typ. $(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz})$	2.3	GHz
C <sub>re</sub>	max. $(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 1.0 \text{MHz})$	0.4	pF
N	typ. $(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz},$		
	at optimum source impedance)	3.8	dB
$G_{UM}$	typ. ( $I_C = 1.0 \text{mA}$ , $V_{CE} = 1.0 \text{V}$ , $f = 500 \text{MHz}$ )	17	dB

#### OUTLINE AND DIMENSIONS



All dimensions in millimetres

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical


$v_{CBO}$	max.	8.0	V
VCEO	max.	5.0	v
V <sub>EBO</sub>	max.	2.0	v
IC	max.	2.5	mA
I <sub>CM</sub>	max. (peak value, $f > 1.0MHz$ )	5.0	mA
Ptot	max. $(T_{amb} \le 135^{\circ}C)$	30	mW

#### Temperature

Tata		-65 to +150	°C
stg T <sub>i</sub>	max.	150	°C

#### THERMAL CHARACTERISTIC

Rth (j-amb) Thermal resistance from junction to ambient in free air, mounted on a glass-fibre print of 
$$40 \times 25 \times 1 \text{mm}$$
 0.5



All dimensions in mm


Requirements for a glass-fibre print


### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


ELECTRICAL CHARACTERISTICS (T $_{j}$  = 25 $^{o}$ C unless otherwise stated)


		Min.	Тур.	Max.	
$I_{CBO}$	Collector cut-off current				
СВО	$I_E = 0$ , $V_{CB} = 5.0V$	-	-	50	nA.
*h <sub>FE</sub>	Static forward current transfer ratio $I_C = 10\mu A$ , $V_{CE} = 1.0V$	20	30	_	
	0 02	20	40		
	$I_{C} = 1.0 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	20	40	-	
V <sub>CE</sub> (sat)	Collector-emitter saturation voltage $I_C = 10\mu A$ , $I_B = 1.0\mu A$	-	-	100	mV
	$I_C = 1.0 \text{mA}$ , $I_B = 0.1 \text{mA}$	-	-	125	mV
V <sub>BE</sub> (sat)	Base-emitter saturation voltage				
DD (But)	$I_C = 10\mu A$ , $I_B = 1.0\mu A$	-	-	700	mV
	$I_C = 1.0 \text{mA}$ , $I_B = 0.1 \text{mA}$	-	-	850	mV
* f <sub>T</sub>	Transition frequency				
1	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz}$	1.2	2.3	- 1	GHz
C <sub>Tc</sub>	Collector capacitance at $f = 1.0MHz$ $I_E = I_e = 0, V_{CB} = 0.5V$	-	_	0.55	pF
C <sub>Te</sub>	Emitter capacitance at $f = 1.0MHz$				
Те	$I_C = I_c = 0, V_{EB} = 0$	-	-	0.45	pF
C <sub>re</sub>	Feedback capacitance at $f = 1.0MHz$ $I_C = 1.0mA$ , $V_{CE} = 1.0V$ , $T_{amb} = 25^{\circ}C$	-	-	0.4	pF
N	Noise figure at optimum source impedance, $f = 500MHz$ , $T_{amb} = 25^{\circ}C$				
	$I_{C} = 0.1 \text{mA}, V_{CE} = 1.0 \text{V}$	~	5.5	-	dB
	$I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}$	-	3.8	-	dB
$G_{UM}$	Max. unilateral power gain ( $s_{re}$ assumed to be zero), $T_{amb} = 25^{\circ}C$				
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 200 \text{MHz}$	-	24	-	dB
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz}$	-	17	-	dB
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 800 \text{MHz}$	-	11	-	dB
	$G_{UM}$ (in dB) = 10 log $\frac{ s_{fe} ^2}{(1 -  s_{ie} ^2)(1 -  s_{oe} ^2)}$				

<sup>\*</sup>Measured under pulse conditions.















Input impedance derived from input reflection coefficient  $s_{ie}$  coordinates in ohm  $\times$  50


$$V_{CE} = 1.0V$$
 $I_{C} = 1.0mA$ 
 $T_{amb} = 25^{\circ}C$ 



Reverse transmission coefficient s


### **N-P-N SILICON PLANAR** EPITAXIAL U.H.F. TRANSISTOR





Output impedance derived from output reflection coefficient s coordinates in ohm × 50

$$V_{CE} = 1.0V$$
 $I_{C} = 1.0 \text{mA}$ 
 $T_{amb} = 25^{\circ} \text{C}$ 




Silicon planar epitaxial n-p-n transistor in a microminiature plastic envelope, primarily intended for use in u.h.f. low power amplifiers, in thick and thin film circuits such as in pocket phones, paging systems, etc.

The transistor features low current consumption ( $100\mu\text{A}$ -1mA), excellent wideband properties and low noise up to high frequencies.

		QUICK REFERENCE DATA		
$v_{CBO}$	max.		8.0	V
$v_{CEO}$	max.		5.0	V
$I_{C}$	max.		2.5	mA
P <sub>tot</sub>	max.	$(T_{amb} \le 135^{\circ}C)$	30	mW
T	max.		150	°C
$f_{ extbf{T}}$	typ.	$(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz})$	2.3	GHz
Cre		$(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 1.0 \text{MHz})$	0.45	pF
N		$(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz},$		
		at optimum source impedance)	3.8	dB
$^{ m G}_{ m UM}$	typ.	$(I_C = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz})$	18	dB

#### OUTLINE AND DIMENSIONS



All dimensions in millimetres

Plan view from above

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

$v_{_{\mathrm{CBO}}}$	max.		8.0	V
VCEO	max.		5.0	V
V <sub>EBO</sub>	max.		2.0	v
I <sub>C</sub>	max.		2.5	mA
I <sub>CM</sub>		(peak value, $f \ge 1.0MHz$ )	5.0	mA
Ptot	max.	$(T_{amb} \le 135^{\circ}C, \text{ mounted on})$		
		a ceramic substrate of $15 \times 10 \times 0.5$ mm	30	mW

#### Temperature

T		-65 to +150	°C
stg T	max.	150	°C

#### THERMAL CHARACTERISTIC

R <sub>th/i</sub> amb)	Thermal resistance from junction		
tii(j-aiiib)	to ambient in free air, mounted on		
	a ceramic substrate of $15 \times 10 \times 0.5$ mm	0.5	<sup>O</sup> C/mW


## BFT25


# μ min. N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR


ELECTRICAL CHARACTERISTICS (T $_{j}$  = 25 $^{\circ}$ C unless otherwise stated)


		Min.	Тур.	Max.	
I <sub>CBO</sub>	Collector cut-off current $I_E = 0, V_{CB} = 5.0V$	-	-	50	nA
*h <sub>FE</sub>	Static forward current transfer ratio				
FE	$I_{C} = 10\mu A$ , $V_{CE} = 1.0V$	20	30	=	
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}$	20	40	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
,	$I_{C} = 10\mu A$ , $I_{B} = 1.0\mu A$	-	-	200	mV
	$I_{C} = 1.0 \text{mA}, I_{B} = 0.1 \text{mA}$	-	-	175	mV
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
52(541)	$I_{C} = 10\mu A$ , $I_{B} = 1.0\mu A$	-	-	750	mV
	$I_C = 1.0 \text{mA}$ , $I_B = 0.1 \text{mA}$	-	-	900	mV
$^*f_T$	Transition frequency				
•	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz}$	1.2	2.3	-	GHz
$^{\mathrm{C}}$ Tc	Collector capacitance at f = 1.0MHz				
- 0	$I_{E} = I_{e} = 0$ , $V_{CB} = 0.5V$	-	-	0.6	pF
$^{ m C}$ Te	Emitter capacitance at f = 1.0MHz				
	$I_C = I_c = 0$ , $V_{EB} = 0$	-	-	0.5	pF
C <sub>re</sub>	Feedback capacitance at f = 1.0MHz			0.45	
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, T_{amb} = 25^{\circ} \text{C}$	-	-	0.45	pF
N	Noise figure at optimum source impedance, $f = 500MHz$ , $T_{amb} = 25^{\circ}C$				
	$I_{C} = 0.1 \text{mA}, V_{CE} = 1.0 \text{V}$	-	5.5	-	dB
	$I_C = 1.0 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	-	3.8	-	dB
$G_{UM}$	Max. unilateral power gain				
	(s re assumed to be zero), T amb = 25°C				
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 200 \text{MHz}$	-	25	-	dB
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 500 \text{MHz}$	-	18	-	dB
	$I_{C} = 1.0 \text{mA}, V_{CE} = 1.0 \text{V}, f = 800 \text{MHz}$	-	12	-	dB
	$G_{UM}$ (in dB) = $10 \log \frac{ \bar{s}_{fe} ^2}{(1 -  s_{ie} ^2)(1 -  s_{ci} ^2)}$	pe  <sup>2</sup> )			

<sup>\*</sup>Measured under pulse conditions.
















Input impedance derived from input reflection coefficient  $s_{\mbox{\scriptsize ie}}$  coordinates in ohm  $\times\,50$ 


$$V_{CE} = 1.0V$$
 $I_{C} = 1.0mA$ 
 $T_{amb} = 25^{\circ}C$ 



Reverse transmission coefficient  $\mathbf{s}_{\text{re}}$ 



Output impedance derived from output reflection coefficient  $s_{oe}$  coordinates in ohm  $\times$  50



Forward transmission coefficient s

D5671

N-Channel depletion mode silicon epitaxial planar junction field effect transistors designed for use in wide-band amplifiers (0 to 300MHz). Their very low noise figure at low frequencies makes them suitable for differential amplifiers, electromedical and nuclear detector pre-amplifiers. They are in TO-72 encapsulation with a shield lead connected to case.


QUICK REFERE	ENCE DATA		
<sup>±V</sup> DS max.	3	30	v
-V <sub>GSO</sub> max. (open drain)	3	30	Ÿ
$P_{tot}^{max}$ . $(T_{amb} \le 25^{\circ}C)$	30	00	mW
	BFW10	BFW11	
$I_{DSS}$ ( $V_{DS} = 15V$ , $V_{GS} = 0$ ) min. max.	8.0 20	4.0 10	mA mA
$^{-V}$ (P)GS max. (I <sub>D</sub> = 0.5nA, V <sub>DS</sub> = 15V)	8.0	6.0	v
$-C_{rs}$ max. $(f = 1.0 MHz, V_{DS} = 15V, V_{GS} = 0)$	0.80	0. 80	pF
$ y_{fs} ^{min}$ . $(f = 200MHz, V_{DS} = 15V, V_{GS} = 0)$	3. 2	3.2	mA/V
N max. (f = 100MHz, $V_{DS} = 15V$ , $V_{GS} = 0$ , $R_{G} = 1kΩ$ )	2.5	2.5	dB
$V_{\rm n}/\sqrt{B}  \text{max.}  (f = 10  \text{Hz}, B = 5.0  \text{Hz})$	75	75 r	ıV/√Hz


Unless otherwise stated, data are applicable to both types

#### OUTLINE AND DIMENSIONS

Conforms to J. E. D. E. C. TO -72 B. S. 3934 SO -12A/SB4-3







All dimensions in mm

D 2 9 6 7

Insulated electrodes

\*Shield lead (connected to case)

Accessories available: 56246, 56263

#### RATINGS

Limiting values of operation according to the absolute maximum system.

Electrica	ai					
±V <sub>DS</sub> r	±V <sub>DS</sub> max. Drai		Orain-source voltage ( $V_{GS} = 0$ )		30	v
V <sub>DGC</sub>	max.	Drain-gate voltage	(open sour	ce)	30	v
-V <sub>GSO</sub>	Gate-source voltage	ge (open dra	in)	30	v	
I <sub>D</sub> ma	ıx.	Drain current			20	mA
I <sub>G</sub> ma	ıx.	Gate current			10	mA
P <sub>tot</sub> n	max. Power dissipation (T			C)	300	mW
Tempera	ture					
T min.					-65	°C
T max.					200	°C
stg T <sub>i</sub> max.					200	°C
THERMAL CH		ERISTIC				
			0. 59	<sup>o</sup> C/mW		
R <sub>th(j-amb)</sub>						O, ,,
ELECTRICAL	CHARA	ACTERISTICS (T <sub>j</sub> = 2	25°C unless	otherwise	stated)	
				BFW10	BFW11	
-I <sub>GSS</sub>	Gate cut-off current $-V_{GS} = 20V$ , $V_{DS} = 0$		max.	0. 1	0. 1	n.A
	$-V_{GS} = 20V, V_{DS} = 0,$					
	$T_j = 150^{\circ}C$		max.	0.5	0.5	μΑ
	*Drain current $V_{DS} = 15V$ , $V_{GS} = 0$		min. max.	8.0 20	<b>4.</b> 0 10	mA mA
		ource voltage DμA, V <sub>DS</sub> = 15V	min max.	2.0 7.5	<del>-</del> - ′	V V
	$I_D = 50$	uA, V <sub>DS</sub> = 15V	min. max.	-	1.25 4.0	v v


<sup>\*</sup>Measured under pulsed conditions.


# N-CHANNEL SILICON FIELD EFFECT TRANSISTORS

## BFW10 BFW11

#### ELECTRICAL CHARACTERISTICS (contd.)


			BFW10	BFW11				
-V (P)GS	Gate-source cut-off voltage $I_D = 0.5 \text{ mA}$ , $V_{DS} = 15 \text{ V}$	max.	8.0	6.0	v			
y-parame V <sub>DS</sub> =	eters 15V, $V_{GS} = 0$ , $T_{amb} = 25^{\circ}C$							
f = 1.0kHz								
y <sub>fs</sub>	Transfer admittance	min. max.	3.5 6.5	3.0 6.5	mA/V mA/V			
yos	Output admittance	max.	85	50	$\mu A/V$			
f = 1.0MH	f = 1.0MHz							
C <sub>is</sub>	Input capacitance	typ. max.	4.0 5.0	4.0 5.0	pF pF			
-Crs	Feedback capacitance	typ. max.	0.6 0.80	0.6 0.80	pF pF			
f = 200MHz								
y <sub>fs</sub>	Transfer admittance	min.	3.2	3. 2	mA/V			
$g_{is}$	Input conductance	max.	800	800	$\mu A/V$			
g <sub>os</sub>	Output conductance	max.	200	100	μA/V			
N	Noise figure, $T_{amb} = 25^{\circ}C$ $f = 100MHz$ , $R_{G} = 1k\Omega$							
	$V_{DS} = 15V$ , $V_{GS} = 0$ , (input							
	tuned to minimum noise)	max.	2.5	2.5	dB			
$V_n/\sqrt{B}$	Equivalent noise voltage $V_{DS} = 15V$ , $V_{GS} = 0$ , $f = 10Hz$ ,							
	$T_{amb} \approx 25^{\circ}C$	max.	75	75	$nV/\sqrt{H}\mathbf{z}$			








### N-CHANNEL SILICON FIELD EFFECT TRANSISTORS


## BFW10 BFW11















# N-CHANNEL SILICON FIELD EFFECT TRANSISTORS


# BFW10 BFW11


















# N-CHANNEL SILICON FIELD EFFECT TRANSISTORS


# BFW10 BFW11


















N-P-N silicon planar epitaxial, multi-emitter transistor with extremely good intermodulation properties and a high power gain. The BFW16A is primarily intended for the final and driver stages of channel and band aerial amplifiers with high output power in bands I to V (40-860MHz), and for the final stage of wideband vertical deflection amplifiers in high speed oscilloscopes. Encapsulated in a metal TO-39 envelope with the collector connected to case. The BFW16A is a ruggedized version of BFW16, which it succeeds.

QUICK REFERENCE DATA					
V <sub>CBOM</sub> max.	40	v			
VCEO max.	25	v			
$I_{CM}$ max. (f > 1.0MHz)	300	mA			
$P_{tot}^{max}$ . $(T_{case} \le 125^{\circ}C)$	1.5	W			
T <sub>i</sub> max.	200	°C			
$f_{T}^{T}$ typ. $(I_{C} = 150 \text{mA}, V_{CE} = 15 \text{V}, f = 500 \text{MHz})$	1.2	GHz			
$-C_{re}$ typ. $(I_{C} = 10 \text{ mA}, V_{CE} = 15 \text{ V}, f = 1.0 \text{ MHz})$	1.7	pF			
$G_{p} \text{ typ. } (I_{C} = 70 \text{mA}, V_{CE} = 18 \text{V})  f = 200 \text{MHz} $ $f = 800 \text{MHz}$	16	dB			
f = 800 MHz	6.5	dB			
$P_0 \text{ typ. } (I_C = 70 \text{mA}, V_{CE} = 18 \text{V})  f = 200 \text{MHz}$	150	$\mathbf{m}\mathbf{W}$			
f = 800 MHz	90	$\mathbf{m}\mathbf{W}$			

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3B J.E.D.E.C. TO-39



	Millimetres	
Min.	Typ.	Max.
9.10	_	9.40
8.2	-	8.5
6.15	-	6.60
_	5.08	-
0.71	-	0.86
_	-	0.51
12.7	-	_
12.7	-	15
_	-	1.01
0.41	-	0.48
-	_	0.53
_	0.4	_
0.74	-	1.01
	9.10 8.2 6.15 - 0.71 - 12.7 12.7 - 0.41	Min. Typ.  9.10 - 8.2 - 6.15 5.08 0.71 12.7 - 12.7 - 0.41 0.4

Collector connected to case Accessories available: - 56218, 56245, 56265

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max. (peak)	40	V
$V_{CERM}$ max. (peak, $R_{BE} \le 50\Omega$ , $I_{C} = 10$ mA)	40	V
$V_{CEO}^{max.}$ ( $I_{C}^{=10mA}$ )	25	v
V <sub>EBO</sub> max.	2.0	v
I <sub>C</sub> max.	150	mA
$I_{CM}$ max. (f > 1.0 MHz)	300	mA
$P_{tot}$ max. $(T_{case} \le 125^{\circ}C)$	1.5	W
Temperature		
T <sub>stg</sub> min.	-65	°C
T stg max.	200	°c
T <sub>j</sub> max.	200	°C

#### THERMAL CHARACTERISTICS


in free air

Rth(i-amb)

R th(j-case)		50	degC/W
R th(case-h)	when mounted with a top clamping washer of accessory 56218 and a boron nitride		
	washer for electrical insulation	1.2	degC/W

## ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$ unless otherwise stated)

		TATTLE .	Typ.	wax.	
I <sub>CBO</sub>	Collector cut-off current $V_{CB} = 20V$ , $I_{E} = 0$ , $T_{j} = 150^{\circ}C$	-	-	20	$\mu \mathbf{A}$
v <sub>cek</sub>	Collector-emitter knee voltage $I_C = 100 \text{mA}$ , $I_B = \text{the value for}$ which $I_C = 110 \text{mA}$ , at $V_{CE} = 1.0 \text{V}$	_	-	0.75	v



degC/W

250


# N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

# BFW I 6A

ELECTRICAL C	CHARACTERISTICS	(contd.)
--------------	-----------------	----------

LCTMCAL	CHAIGIC PHIB TIES (COMMIT)	Min.	Typ.	Max.	
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 50 \text{mA}, V_{CE} = 5.0 \text{V}$	25	-	-	
	$I_C = 150 \text{mA}, \ V_{CE} = 5.0 \text{V}$	25	-	-	
<sup>f</sup> T	Transition frequency $I_C = 150 \text{mA}$ , $V_C E = 15 \text{V}$ , $f = 500 \text{MHz}$	-	1.2	-	GHz
$^{\mathrm{C}}\mathrm{_{Tc}}$	Collector capacitance $V_{CB} = 15V, I_{E} = I_{e} = 0,$ f = 1.0MHz	-	-	4.0	pF
-C <sub>re</sub>	Feedback capacitance $I_C = 10 \text{mA}, V_{CE} = 15 \text{V},$ $f = 1.0 \text{MHz}, T_{amb} = 25^{\circ} \text{C}$	-	1.7	-	pF
N	Noise figure I <sub>C</sub> = 30mA, V <sub>CE</sub> = 15V,	2			_
	$f = 200 \text{MHz},  R_s = 75 \Omega,  T_{amb}$	=25°C -	-	6.0	dB
$^{\rm G}_{ m p}$	Power gain (not neutralised) $I_C = 70 \text{ mA}, V_{CE} = 18 \text{ V},$				
	$T_{amb} = 25^{\circ}C$ $f = 20$	0MHz - 0MHz -	16 6.5	-	dB dB
Intermod	lulation characteristics				
Po	Output power (see test circu I <sub>C</sub> =70mA, V <sub>CE</sub> =18V, v.s. intermodulation factor=-30c	w.r. at output <			
	$f = 200 MHz$ , $f_p = 202 MHz$ ,	amb			
	$f_{q} = 205 \text{MHz},$ $f_{(2q-p)} = 208 \text{MHz (channel 9)}$	130	150	-	mW
	$f = 800 \text{MHz}, f_p = 798 \text{MHz},$				
	$f_q = 802 MHz$ , $f_{(2q-p)} = 806 MHz$ (channel 62)	) 70	90	-	mW

POWER OUTPUT TEST CIRCUIT (f = 200MHz)



L<sub>1</sub> = 3 turns of 1.4mm silver plated copper wire, winding pitch 2.7mm, int. dia. 8mm, taps 1.5 and 0.5 turns from earth.

 $L_2$  = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int.dia.

 $L_3 = 3$  turns of 1.4mm silver plated copper wire, winding pitch 3.3mm, int. dia.

 $L_4$  = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int.dia.

#### ADJUSTMENT OF TEST CIRCUIT

#### Basis of adjustment

Intermodulation distortion at  $d_{im}$  = -30dB is caused by clipping in h.f. output current and voltage.

The maximum undistorted output power is attained when

a) Clipping in current and voltage is simultaneous; this occurs if

$$R_{load} = (V_{CE} - V_{cek})/I_{C}$$

Where V cek is the high frequency knee voltage

b) The h.f. collector current is as low as possible; this occurs if

$$-C_{load} = +C_{oe}$$

Where  $C_{oe}$  is the output capacitance of the transistor with short-circuited input.

Experimentally obtained values of R<sub>load</sub> and C<sub>load</sub>, for maximum output power at an intermodulation factor of -30dB, are:

$$R_{load} = 220\Omega$$
,  $C_{load} = -5.6pF$ 


In this case 4pF are provided by  $C_{\text{Oe}}$  of the transistor itself and 1.6pF by the mounting system, with the boron nitride washer between the transistor and the chassis.

#### ADJUSTMENT OF TEST CIRCUIT (contd.)

#### Procedure

- 1. Remove the transistor and connect a dummy, consisting of a  $220\Omega$  resistor in parallel with a 5.6 pF capacitor, between the collector and the emitter connections of the output circuit.
- 2. Tune and match the output circuit for zero reflection at 205 MHz (i.e., v.s.w.r.=1).
- 3. Replace the dummy by the transistor. Tune and match the input circuit for maximum power gain and good bandpass curve. The v.s.w.r. of the output will then be  $\leq 2$  over most of the channel. Corrections can be made by tuning  $L_2$ .

#### POWER OUTPUT TEST CIRCUIT (f = 800MHz)



 $L_1 = 25 \times 7 \times 0.85$ mm silver plated copper strip, input tap at 5mm from earth.

 $L_2 = 13$  turns of 0.6mm enamelled copper wire, int. dia. 8mm.

 $L_3 = 1.5$  turns of 1.3mm copper wire, int. dia. 8mm.

#### ADJUSTMENT OF TEST CIRCUIT

At 800MHz a dummy cannot be used to adjust for optimum collector load, because at these frequencies the impedance transformations of the dummy are too high.

A small signal with a frequency of the midchannel 802MHz is fed to the input. The signal is increased until clipping occurs, that is until the output power no longer increases linearly with increasing input signal. Care should be taken not to allow the voltage swing to exceed the  $V_{\mbox{\footnotesize{CER}}}$  value as this may result in the destruction of the transistor by second breakdown.


The output circuit is then tuned to eliminate clipping.

The output  $P_o$  is given by


$$P_{c} = I_{c}(V_{cE} - V_{cek})/2 = 480 \text{mW}$$

where Vcek is the high frequency knee voltage


Keeping the input signal as small as possible at  $P_0$ =480mW, the output circuit is adjusted for minimum intermodulation. The input circuit is then adjusted for maximum gain and good bandpass curve. The v.s.w.r. is found to be  $\leq 2$  over the whole channel.




## MAXIMUM PERMISSIBLE TOTAL DISSIPATION PLOTTED AGAINST




- D.C. and A.C. operation is allowed under all base-emitter conditions, provided no limiting values are exceeded.
- II. Operation is allowed under all base-emitter conditions at  $f \ge 1\,\mathrm{MHz}$ , provided no limiting values are exceeded.
- III. Operation is allowed under pulse conditions, provided the transistor is cut-off,  $R_{\rm BE}{\le}50\Omega,$  and  $f{\ge}1{\rm MHz}.$




TYPICAL OUTPUT CHARACTERISTICS





Typical mutual characteristics

Typical static forward current transfer ratio versus collector current



Typical collector capacitance versus collector-base voltage

Typical transition frequency versus collector current



## N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

# BFW 16A

#### APPLICATION INFORMATION

#### Performance of channel and band amplifiers

Frequency range	channel 4 61-68	channel 9 202-209	channel 55 742-750	band I 47-68	band II 87.5-108	band III 174-230	MHz
Transistor used in: final stage driver stage second stage	BFW16A	BFW16A BFW16A	BFW16A BFW16A BFY90	BFW16A	BFW16A	BFW16A BFW16A	
first stage	BFY90	BFY90	BFY90	BFY90	BFY90	BFY90	
Output power at:  d <sub>im</sub> = -30dB  d <sub>im</sub> = -50dB  d <sub>im</sub> = -60dB	150*	150*	100	10 51	30	10 39	mW mW mW
Power gain  Noise figure  V.S.W.R. over the	50 7	6	8	6.0-6.5	6.5	6.5	dB
whole channel or band for the input	< 2	< 2	< 2	< 2	< 2	< 2	
for the output	< 2	< 2	< 2	< 2	< 2	< 2	
Load impedance Source impedance	30 60	30 60	50 50	30 60	30 60	30 60	Ω

$$*V_o = 2.2V \text{ over } R_L = 30\Omega \text{ or}$$

$$V_0 = 3V$$
 over  $R_L = 60\Omega$ 

### N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

# BFW 17A

N-P-N silicon planar epitaxial, multi-emitter transistor with extremely good intermodulation properties and a high power gain. The BFW17A is primarily intended for the final and driver stages of channel and band aerial amplifiers with high output in bands I, II and III (40-230MHz). Encapsulated in a metal TO-39 envelope with the collector connected to the case. The BFW17A is a ruggedized version of the BFW17, which it succeeds.

QUICK REFERENCE DATA		
V <sub>CBOM</sub> max.	40	v
V <sub>CEO</sub> max.	25	v
$I_{CM}$ max. (f > 1.0MHz)	300	mA
$P_{tot}^{max}$ . $(T_{case} \leq 125^{\circ}C)$	1.5	w
T <sub>i</sub> max.	200	°C
$f_{T}^{T}$ typ. $(I_{C}^{=150}mA, V_{CE}^{=15V}, f=500MHz)$	1.1	GHz
$-C_{re}$ typ. $(I_{C} = 10 \text{ mA}, V_{CE} = 15 \text{ V}, f = 1.0 \text{ MHz})$	1.7	$p\mathbf{F}$
$G_p \text{ typ. } (I_C = 70 \text{ mA}, V_{CE} = 18 \text{ V}, f = 200 \text{ MHz})$	16	dB
$P_0$ typ. $(I_C = 70 \text{mA}, V_{CE} = 18 \text{V}, f = 200 \text{MHz})$	150	mW

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3B J.E.D.E.C. TO-39

		Millimetres			
A		Min.	Typ.	Max.	
В ——	Α	9.10	-	9.40	
\ <del>\</del>	В	8.2	-	8.5	
н Д С	C	6.15	-	6.60	
F1 G1	D	-	5.08	-	
F2 G2- F3	E	0.71	-	0.86	
G3	F1	-	-	0.51	
45°±3°∕∧ e b	F2	12.7	-	-	
	F3	12.7	~	15	
	G1	-	-	1.01	
E Z	G2	0.41	-	0.48	
	G3	-	-	0.53	
Collector connected to case	Н	-	0.4	-	
Accessories available: 56218, 56245, 56265	J	0.74	-	1.01	

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max. (peak)	40	v
$V_{CERM}$ max. (peak, $R_{BE} \le 50\Omega$ , $I_{C} = 10$ mA)	40	v
$V_{CEO}^{max}$ . $(I_{C}^{=10mA})$	25	v
V <sub>EBO</sub> max.	2.0	v
I <sub>C</sub> max.	150	mA
I <sub>CM</sub> max. (f > 1.0MHz)	300	mA
$P_{tot}$ max. $(T_{case} \le 125^{\circ}C)$	1.5	W

#### Temperature

T min.	-65	°c
T max.	200	°C
T max.	200	°C


#### THERMAL CHARACTERISTICS

$R_{th(j-amb)}$	in free air	250	degC/W
$R_{th(j-case)}$		50	degC/W
R <sub>th(case-h)</sub>	when mounted with a top clamping washer of accessory 56218 and a boron nitride		

## ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$ unless otherwise stated)

washer for electrical insulation

	Min.	Typ.	Max.	
ector cut-off current = 20V, I <sub>E</sub> = 0, T <sub>j</sub> = 150°C	-	-	20	μΑ
ector-emitter knee voltage 100mA, I <sub>B</sub> =the value for			0.75	v
•	ector-emitter knee voltage	ector-emitter knee voltage 100mA, I <sub>B</sub> =the value for	ector-emitter knee voltage 100mA, I <sub>B</sub> =the value for	ector-emitter knee voltage 100mA, I <sub>B</sub> =the value for



1.2

degC/W


## N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

# BFW 17A

#### ELECTRICAL CHARACTERISTICS (contd.)

	, .	Min.	Typ.	Max.	
$^{ m h}_{ m FE}$	Static forward current transfer ratio				
	$I_C = 50 \text{mA}, V_{CE} = 5.0 \text{V}$	25	-	-	
	$I_C = 150 \text{mA}, V_{CE} = 5.0 \text{V}$	25	-	-	
f <sub>T</sub>	Transition frequency  I <sub>C</sub> = 150mA, V <sub>CE</sub> = 15V,  f = 500MHz	_	1.1	_	GHz
					<b></b>
<sup>C</sup> Tc	Collector capacitance $V_{CB} = 15V$ , $I_{E} = I_{e} = 0$ , f = 1.0 MHz	-	-	4.0	pF
-C	Feedback capacitance				
-c <sub>re</sub>	$I_{C}^{=10\text{mA}}$ , $V_{CE}^{=15\text{V}}$ ,				
	$f = 1.0 \text{MHz}, T_{amb} = 25^{\circ} \text{C}$	-	1.7	-	pF
G <sub>p</sub>	Power gain (not neutralised) $I_C = 70 \text{mA}, \ V_{CE} = 18 \text{V},$				
	$f = 200 \text{MHz}, T_{amb} = 25^{\circ}\text{C}$	-	16	-	dB
Intermodul	ation characteristics				
P <sub>o</sub>	Output power (see test circuit) I <sub>C</sub> = 70mA, V <sub>CE</sub> = 18V, f = 200MHz,	-	150	-	mW
	intermodulation factor = -30dB, v.s.w.r. at output < 2.0, $T_{amb} = 25^{\circ}C$				
	$f_p = 202MHz$ , $f_q = 205MHz$ ,				
	$f_{(2q-p)} = 208 \text{MHz} \text{ (channel 9)}$				

#### POWER OUTPUT TEST CIRCUIT (f = 200MHz)



L<sub>1</sub> = 3 turns of 1.4mm silver plated copper wire, winding pitch 2.7mm, int. dia. 8mm, taps 1.5 and 0.5 turns from earth.

 $L_2$  = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia. 8mm.

L<sub>3</sub> = 3 turns of 1.4mm silver plated copper wire, winding pitch 3.3mm, int. dia.

L<sub>4</sub> = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia.
11mm.

#### ADJUSTMENT OF TEST CIRCUIT

#### Basis of adjustment

Intermodulation distortion at  $d_{im} = -30 dB$  is caused by clipping in h.f. output current and voltage.

The maximum undistorted output power is attained when

a) Clipping in current and voltage is simultaneous; this occurs if

$$R_{load} = (V_{CE} - V_{cek})/I_{C}$$

Where V cek is the high frequency knee voltage

b) The h.f. collector current is as low as possible; this occurs if

Where Coe is the output capacitance of the transistor with short-circuited input.

Experimentally obtained values of  $R_{load}$  and  $C_{load}$ , for maximum output power at an intermodulation factor of -30dB, are:

$$R_{load} = 220\Omega$$
,  $C_{load} = -5.6pF$ 

In this case 4pF are provided by  $C_{0e}$  of the transistor itself and 1.6pF by the mounting system, with the boron nitride washer between the transistor and the chassis.




# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

# BFW 17A


#### ADJUSTMENT OF TEST CIRCUIT (contd.)

#### Procedure


- 1. Remove the transistor and connect a dummy, consisting of a  $220\Omega$  resistor in parallel with a 5.6pF capacitor, between the collector and the emitter connections of the output circuit.
- 2. Tune and match the output circuit for zero reflection at 205MHz (i.e., v.s.w.r.=1).
- 3. Replace the dummy by the transistor. Tune and match the input circuit for maximum power gain and good bandpass curve. The v.s.w.r. of the output will then be  $\leq 2$  over most of the channel. Corrections can be made by tuning  $L_2$ .









- D.C. and A.C. operation is allowed under all base-emitter conditions, provided no limiting values are exceeded.
- II. Operation is allowed under all base-emitter conditions at  $f \ge 1 \, \text{MHz}$ , provided no limiting values are exceeded.
- III. Operation is allowed under pulse conditions, provided the transistor is cut-off,  $R_{BE}^{\leq 50\Omega}$  and  $f^{\geq 1}MHz$ .





Typical mutual characteristics

Typical static forward current transfer ratio versus collector current



Typical collector capacitance versus collector-base voltage

Typical transition frequency versus collector current



N-P-N silicon planar epitaxial, multi-emitter transistor with extremely good intermodulation properties and a high power gain. The BFW30 is primarily intended for wideband vertical amplifiers in high speed oscilloscopes, wideband aerial amplifiers (40-860 MHz) and television distribution amplifiers. Encapsulated in a metal TO-72 envelope with all electrodes insulated from the case. Shield lead connected to case.

QUICK REFERENCE DATA				
V <sub>CBOM</sub> max.	20	v		
V <sub>CEO</sub> max.	10	v	-	
I max. (f>1.0MHz)	100	m A		
P <sub>tot</sub> max. (T <sub>amb</sub> ≤25°C)	250	mW		
T <sub>i</sub> max.	200	°c	ļ	
$f_{\rm T}^{\rm f}$ typ. ( $I_{\rm C}^{\rm = 50mA}$ , $V_{\rm CE}^{\rm = 5.0V}$ , $f = 500 \rm MHz$ )	1.6	GHz		
$-C_{re}$ typ. $(I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V}, f = 1.0 \text{MHz})$	0.8	pF	Ì	
$G_{p}$ typ. $(I_{C} = 30 \text{mA}, V_{CE} = 5.0 \text{V}) f = 200 \text{MHz}$ f = 800 MHz	21 7.5	dB dB		
$d_{im}$ typ. $(I_C = 30 \text{mA}, V_{CE} = 6.0 \text{V}, R_L = 37.5 \Omega,$				
$f_{\rm p} = 183  \text{MHz}, \ V_{\rm o} = 100  \text{mV}$				
$f_{q} = 200 \text{MHz}, \ V_{o} = 100 \text{mV}$				
$f_{(2q-p)} = 217 MHz)$	-60	dB		

OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-12A	/SB4-3			
J.E.D.E.C. TO-	72	Mill	limetres	
		Min.	Nom.	Max.
	Α	4.53	-	4.8
.   В	В	4.66	-	5.33
	C1	_	-	0.51
C1 - D1	C2	12.7	-	-
D2	C3	12.7	-	15
C2 Paucil C3	D1	-	=	1.01
11 = 1	D2	0.41	-	0.48
рз	<b>D</b> 3	-	-	0.53
D3	E	0.84	-	1.17
	F	0.92	-	1.16
F-E	G	-	2.54	-
1 73p 1 44 V	Н	5.31	-	5.84
H G Tal X	Conne	ctions		
45°	1. En	nitter	2. Base	•
Viewed from underside	3. Co	llector	4. Shie	ld
			(connect	ted to case)

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

Dicciric	,ua				
V <sub>CB</sub>	OM <sup>max</sup> . (peak)		20		v
	$_{\rm RM}^{\rm max.}$ (peak, $_{\rm BE}^{\leq 50\Omega}$ , $_{\rm C}^{\rm = 10mA}$	<b>A</b> )	20		v
	$\sum_{C} \max_{C} (I_{C} = 10 \text{mA})$		10		v
	o max.		2.5		v
I <sub>C</sub> m			50		mA
			100		mA
P	max. (f>1.0MHz) max. (T <sub>amb</sub> ≤25°C)		250		mW
Temper	ature				
Tstg	min.		-65		°C
U	max.		200		°C
	ax. operating		200		°C
THERMAL CH	IARACTERISTICS				
R <sub>th(j</sub>	-amb) in free air		0.7	degC	/mW
R <sub>th(j</sub>	-case)		0.5	-8-	/mW
ELECTRICAL	CHARACTERISTICS (T <sub>amb</sub> =25°C w	nless ot	herwise	stated)	
	<b></b>	Min.		Max.	
ICBO	Collector cut-off current $V_{CB}^{=10V}$ , $I_{E}^{=0}$	-	-	50	nA
$^{ ext{h}}_{ ext{FE}}$	Static forward current				
	transfer ratio $I_C = 25 \text{mA}, V_{CE} = 5.0 \text{V}$	25	_	_	
	$C = 50 \text{mA}, V_{CE} = 5.0 \text{V}$	25	_	_	
	C CE				

Т	$I_C = 50 \text{ mA}$ ,	$v_{CE} = 5.0V$ ,
	$f = 500 \mathrm{MHz}$	

\*Transition frequency

\*\*Collector capacitance  $V_{CB} = 10V$ ,  $I_{E} = I_{e} = 0$ , f = 1.0 MHz - - 1.5 pF

-C<sub>re</sub> \*Feedback capacitance 
$$V_{CE} = 5.0V$$
,  $I_{C} = 2.0mA$ ,  $f = 1.0MHz$ 

\*Fourth lead (case) grounded

GHz

pF

1.6


0.8


<sup>\*\*</sup>Fourth lead (case) not connected

### ELECTRICAL CHARACTERISTICS (cont'd)


		Min.	Typ.	Max.	
G <sub>p</sub>	*Power gain (not neutralised) $I_C = 30 \text{ mA}, \ V_{CE} = 5.0 \text{V}, \ f = 200 \text{ MHz}$ $f = 800 \text{ MHz}$	19	21 7.5	-	dB dB
N	*Noise figure $V_{CE} = 5.0V$ , $I_{C} = 2.0 mA$ , $f = 500 MHz$ , $R_{S} = 50 \Omega$	-	-	5.0	dВ
d im	*Intermodulation distortion (see fig. $I_C = 30 \text{mA}$ , $V_{CE} = 6.0 \text{V}$ , $R_L = 37.5 \Omega$ $f_p = 183 \text{MHz}$ , $V_o = 100 \text{mV}$ $f_q = 200 \text{MHz}$ , $V_o = 100 \text{mV}$ $f_{(2q-p)} = 217 \text{MHz}$		-60	_	dВ

<sup>\*</sup>Fourth lead (case) grounded







MAXIMUM PERMISSIBLE TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE



TYPICAL OUTPUT CHARACTERISTICS




TRANSFER CHARACTERISTICS




Typical mutual characteristic

-Typical static forward current transfer ratio versus collector current



TYPICAL COLLECTOR CAPACITANCE PLOTTED AGAINST COLLECTOR-BASE VOLTAGE



TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT



The BFW61 is an n-channel silicon epitaxial planar junction field effect transistor for general purpose industrial applications.

QUICK R	EFERENCE DAT	`A	
V <sub>DSS</sub> max.		±25	v
V <sub>GSO</sub> max.		-25	v
V <sub>(P)GS</sub> max.		8.0	v
$I_{DSS}^{(V_{DS}=15V, V_{GS}=0)}$	min.	2.0	mA
	max.	20	mA
P <sub>tot</sub> max. (T <sub>amb</sub> ≤25 <sup>0</sup> C)		300	mW
y min.		1.6	mmho
-C max.		2.0	pF

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-72

B.S. 3934 SO-12A/SB4-3

For details see page 4.



#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>DSS</sub> max.	Drain-source voltage	±25	V
V <sub>DGO</sub> max.	Drain-gate voltage	25	v
V <sub>GSO</sub> max.	Gate-source voltage	-25	v
I <sub>D</sub> max.	Drain current	20	mA
I <sub>G</sub> max.	Gate current	10	mA
P <sub>tot</sub> max.	Total device dissipation $(T_{amb}^{\leq 25^{\circ}C})$	.300	mW
Temperature			
${f T}_{f stg}$	Storage temperature range	-65 to +200	°C
T <sub>i</sub> max.	Max. junction temperature	200	°C

#### THERMAL CHARACTERISTIC

 $R_{\mbox{th(i-amb)}}$  0.59 degC/mW

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)

		Min.	Max.	
<sup>-I</sup> GSS	Gate cut-off current $-V_{GS} = 20V$ , $V_{DS} = 0$ $-V_{GS} = 20V$ , $V_{DS} = 0$ , $T_j = 150^{\circ}$ C	-	1.0 1.0	nΑ μΑ
I <sub>DSS</sub>	*Drain current $V_{DS} = 15V$ , $V_{GS} = 0$	2.0	20	mA
-v <sub>GS</sub>	Gate-source voltage $I_D = 200\mu A$ , $V_{DS} = 15V$	0.5	7.5	v
-V <sub>(P)GS</sub>	Gate-source cut-off voltage $I_D = 1.0 \text{nA}, V_{DS} = 15 \text{V}$	-	8.0	v

<sup>\*</sup>Measured under pulse conditions.

### N-CHANNEL SILICON FIELD EFFECT TRANSISTOR

# BFW61

#### ELECTRICAL CHARACTERISTICS (cont'd)

Small signal	y-parameters	Min.	Max.
Common sor	arce, $V_{DS}^{=15V}$ , $V_{GS}^{=0}$		
$\mathbf{y}_{\mathrm{fs}}$	Forward transfer admittance f=1.0kHz	2.0	6.5 mmho
$y_{os}$	Output admittance f=1.0kHz	-	85 μmho
c <sub>is</sub>	Input capacitance f=1.0MHz	-	6.0 pF
-C <sub>rs</sub>	Reverse transfer capacitance $f = 1.0 MHz$	-	2.0 pF
$\mathbf{y}_{\mathbf{f}\mathbf{s}}$	Forward transfer admittance f=10MHz	1.6	- mmho

#### SOLDERING AND WIRING RECOMMENDATIONS

- Devices may be soldered directly into a circuit with a soldering iron at a maximum iron temperature of 245°C for a time of up to 10 seconds at least 1.5mm from the seal. At an iron temperature of 245°C to 400°C the maximum soldering time is 5 seconds at least 5mm from the seal.
- 2. These devices may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a device mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than  $1.5 \mathrm{mm}$  from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.

### OUTLINE, DIMENSIONS AND CONNECTIONS

### Conforms to J.E.D.E.C. TO-72

Company Compan	B C C
	H G 3F F

	Min.	Nom.	Max
Α	-	=	4.8
В	-	-	5.3
C	12.7	-	-
D	-	0.43	-
E	-	1.0	-
F	-	1.05	-
G	-	2.54	-
H	5.3	5.55	5.8

Millimetres

### Pinning

- 1. Source
- 2. Drain
- 3. Gate
- 4. Shield lead connected to case

### BFX29 is also available to BS9365-F010

P-N-P silicon planar epitaxial transistors for general purpose industrial applications. Encapsulated in TO-5 envelope with the collector connected to can.

QUICK REFERENCE DATA					
		BFX29	BFX87	BFX88	
-V <sub>CBO</sub> max.		60	50	40	v
-V <sub>CEO</sub> max.		60	50	40	v
-I <sub>CM</sub> max.					600 mA
P max. (T amb	25°C)				600 mW
$h_{FE} (-I_C = 10mA, -$	$-v_{CE}^{=10V}$				
	min.	50	40	40	
	typ.	125	125	125	
$f_{T}$ min. $(-I_{C} = 50 \text{m})$	$A, -V_{CE} = 10V$	,			
f = 100 MH					100 MHz

Unless otherwise stated, data is applicable to all types

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

F1 G1 F3 G3 F3
45°23° e b D
The collector is electrically connected to the envelope

	Millimetres					
	Min.	Nom.	Max.			
Α	9.10	-	9.40			
В	8.20	-	8.50			
С	6.10	-	6.60			
D	-	5.08	-			
E	0.71	-	0.86			
F1	-	-	0,51			
<b>F</b> 2	12.7	-	-			
<b>F</b> 3	38.1	-	41.3			
G1	-	-	1.01			
G2	0.41	-	0.48			
G3	-	-	0.53			
H	-	0.4	-			
J	0.74	-	1.0			

Limiting values of operation according to the absolute maximum system.

Electrical				
	BFX29	BFX87	BFX88	
-V <sub>CBO</sub> max.	60	50	40	v
-V <sub>CEO</sub> max.	60	50	40	v
-V <sub>EBO</sub> max.	5.0	4.0	4.0	v
-I <sub>C</sub> max.			600	m A
-I <sub>CM</sub> max.			600	mA
I <sub>EM</sub> max.			600	mA
$P_{tot}^{max}$ max. $(T_{amb}^{\leq 25}^{\circ}C)$			600	mW
Temperature				
T range		-	65 to +200	°c
T max.			+200	°C

THERMAL CHARACTERISTIC

 $R_{th(j-amb)}$  292 degC/W ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}$ C unless otherwise stated)

Min. Typ. Max. -I<sub>CBO</sub> Collector cut-off current  $-V_{CB} = 60V$ ,  $I_E = 0$ BFX29 1.0 500 nA  $-V_{CB} = 50V, I_{E} = 0$ BFX87 1.0 500 nΑ  $-V_{CB} = 40V$ ,  $I_{E} = 0$ BFX88 1.0 500 nA  $-V_{CB} = 50V$ ,  $I_{E} = 0$ BFX29 0.5 50 nΑ  $-V_{CB} = 40V, I_{E} = 0$ BFX87 0.5 50 nA  $-V_{CB} = 30V, I_{E} = 0$ 0.5 BFX88 50 nΑ  $-V_{CB} = 50V, I_{E} = 0,$  $T_j = 100^{\circ}C$ BFX29 0.03 μА  $-V_{CB} = 40V, I_{E} = 0,$  $T_{i} = 100^{O}C$ BFX87 0.03 2.0 μΑ  $-V_{CB} = 30V, I_{E} = 0,$  $T_j = 100^{\circ}C$ BFX88 0.03 μΑ -I<sub>EBO</sub> Emitter cut-off current  $-V_{EB} = 5.0V, I_{C} = 0$ BFX29 30 500 nΑ  $-V_{EB} = 4.0V, I_{C} = 0$ BFX87,88 2.0 500 nA  $-V_{EB} = 3.0V, I_{C} = 0$ BFX29,87, BFX88 1.0 100 nΑ

# P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS

BFX29 BFX87 BFX88

ELECTRICAL CHARACTERISTICS (cont'd)

			Min.	Typ.	Max.	
$^{ m h}_{ m FE}$	Static forward current transfer ratio					
	$-I_C = 0.1 \text{mA}, -V_{CE} = 10 \text{V}$	BFX29	20	90	-	
	$-I_C = 1.0 \text{mA}, -V_{CE} = 10 \text{V}$	BFX29,87 BFX88	40	105	-	
	$-I_C = 10 \text{mA}, -V_{CE} = 10 \text{V}$	BFX29 BFX87,88	50 40	125 125	-	
	$-I_C = 50 \text{mA}, -V_{CE} = 10 \text{V}$	BFX29	50	125	-	
	$-I_C = 150 \text{mA}, -V_{CE} = 10 \text{V}$		40	90	-	
	$-I_C = 500 \text{mA}, -V_{CE} = 10 \text{V}$	BFX87,88	25	40	-	
-V <sub>CE(sat)</sub>	Collector-emitter saturativoltage	ion				
	$-I_C = 150 \text{ mA}, -I_B = 15 \text{ mA}$		-	0.15	0.40	v
-V BE(sat)	Base-emitter saturation voltage					
	$-I_C = 30 \text{ mA}, -I_B = 1.0 \text{ mA}$		-	0.77	0.90	v
	$-I_C = 150 \text{mA}, -I_B = 15 \text{mA}$		-	1.05	1.30	v
c <sub>tc</sub>	Collector capacitance -V <sub>CB</sub> = 10V, I <sub>E</sub> = I <sub>e</sub> = 0, f =	1.0MHz	-	6.0	12	рF
C <sub>te</sub>	Emitter capacitance $-V_{EB} = 2.0V$ , $I_{C} = I_{c} = 0$ , f	= 1.0 MHz	-	18	30	рF
f <sub>T</sub>	Transition frequency -I <sub>C</sub> = 50mA, -V <sub>CE</sub> = 10V,					
	$f = 100 \text{ MHz}, T_{amb} = 25^{\circ} \text{C}$		100	360	-	MHz

#### ELECTRICAL CHARACTERISTICS (cont'd)

#### Saturated switching times (see test circuits)

		Min.	Typ.	Max.	
t <sub>on</sub>	Turn-on time	-	25	60	ns
t <sub>off</sub>	Turn-off time	<u>-</u>	55	150	ns

#### h-parameters

Measured at $-I_C = 10 \text{ mA}$ , $-V_{CE} = 10 \text{ V}$ , $f = 1.0 \text{ kHz}$ , $T_{amb} = 25^{\circ} \text{ C}$						
		Min.	Typ.	Max.		
h <sub>ie</sub>	Input impedance	-	600	-	Ω	
h re	Voltage feedback ratio	-	1.50	-	×10 <sup>-4</sup>	
h <sub>fe</sub>	Forward current transfer ratio	-	155	-		
h <sub>oe</sub>	Output admittance	-	104	-	$\mu$ mho	

#### SOLDERING AND WIRING RECOMMENDATIONS

- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.

#### TEST CIRCUITS

Saturated turn-on switching time




Fig.1

Saturated turn-off switching time






Fig.2




MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST
AMBIENT TEMPERATURE





TRANSIENT THERMAL RESISTANCE FOR VARIOUS DUTY FACTORS PLOTTED AGAINST PULSE DURATION

BFX29 BFX87 BFX88




TYPICAL VARIATION OF COLLECTOR CUT-OFF CURRENT WITH JUNCTION TEMPERATURE






TYPICAL OUTPUT CHARACTERISTICS AT LOW AND HIGH COLLECTOR-EMITTER VOLTAGES




TYPICAL TRANSFER AND MUTUAL CHARACTERISTICS




Typical input characteristic


Typical base current versus junction temperature




TYPICAL VATIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH COLLECTOR CURRENT AND JUNCTION TEMPERATURE


BFX29 BFX87 BFX88






TYPICAL VARIATION OF COLLECTOR-EMITTER SATURATION VOLTAGE WITH COLLECTOR CURRENT







TYPICAL VARIATION OF COLLECTOR-EMITTER SATURATION VOLTAGE WITH JUNCTION TEMPERATURE




TYPICAL VARIATION OF BASE-EMITTER SATURATION VOLTAGE WITH COLLECTOR CURRENT



TYPICAL VARIATION OF BASE-EMITTER SATURATION VOLTAGE WITH JUNCTION TEMPERATURE




TYPICAL VARIATION OF COLLECTOR CAPACITANCE WITH COLLECTOR-BASE VOLTAGE




TYPICAL VARIATION OF TRANSITION FREQUENCY
WITH COLLECTOR CURRENT





TYPICAL INPUT IMPEDANCE AND TYPICAL VOLTAGE FEEDBACK
RATIO PLOTTED AGAINST COLLECTOR CURRENT



TYPICAL FORWARD CURRENT TRANSFER RATIO AND TYPICAL OUTPUT ADMITTANCE PLOTTED AGAINST COLLECTOR CURRENT

## Also available to BS9365-F011

Silicon p-n-p planar epitaxial transistor intended for switching applications. Encapsulated in TO-5 envelope with the collector connected to can.

QUICK REFERENCE DATA						
-V <sub>CBO</sub> max.		65	V			
-V <sub>CEO</sub> max.		65	v			
-I <sub>CM</sub> max.		600	m A			
$P_{tot}^{max.} (T_{amb}^{\leq 25} C)$		600	mW			
$h_{EE} (-I_C = 10 \text{mA}, -V_{CE} = 0.4 \text{V})$	min.	50				
	typ.	90				
	max.	200				
$t_{s}^{max}$ . (- $I_{c}^{=100mA}$ ,						
$-I_{Bon} = I_{Boff} = 10 \text{ mA}$		250	ns			

### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3A

J.E.D.E.C. TO-5

#### Millimetres Min. Nom. Max. Α 9.10 9.40 8.20 8.50 6.10 6.60 5.08 0.86 0.71 F1 0.51 12.7 F2 38.1 41.3 F3 G1 1.01 0.48 G2 0.41 G30.53 0.4Н 1.0 Collector connected to can 0.74

Limiting values of	operation	according	to the	absolute	maximum	system

Electrical			

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-V <sub>CBO</sub> max.	65	v
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		65	v
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		5.0	v
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		600	m A
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	~	600	mA
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$ 600 mW  Temperature $T_{stg}$ min65 °C $T_{stg}$ max. 200 °C		600	m A
$T_{\text{stg}}$ min65 °C $T_{\text{stg}}$ max. 200 °C	$P_{tot}^{max}$ max. $(T_{amb} \le 25^{\circ}C)$	600	mW
T stg 200 °C	Temperature		
T <sub>stg</sub> max. 200 °C	T <sub>sta</sub> min.	-65	o <sub>C</sub>
		200	°C
		200	°C

### THERMAL CHARACTERISTIC

degC/W  $R_{th(j-amb)}$ 292

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)

	J	Min.	Typ.	Max.	
-I <sub>CBO</sub>	Collector cut-off current				
СВО	$-V_{CB} = 65V, I_{E} = 0$	-	1.0	500	nΑ
	$-V_{CB} = 50V, I_{E} = 0$	-	0.5	50	nΑ
	$-V_{CB} = 50V$ , $I_{E} = 0$ ,				
	$T_j = 100^{\circ} C$	-	0.03	2.0	μΑ
-I <sub>EBO</sub>	Emitter cut-off current				
EBO	$-V_{EB} = 5.0V, I_{C} = 0$	-	30	500	n A
	$-V_{EB} = 3.0V, I_{C} = 0$	-	1.0	100	nA
-V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
	$-I_C = 30 \text{mA}, -I_B = 1.0 \text{mA}$	-	0.77	0.90	v
	$-I_C = 150 \text{ mA}, -I_B = 15 \text{ mA}$	-	1.05	1.30	V
$^{ m h}_{ m FE}$	Static forward current				
12	transfer ratio	40	80	_	
	$-I_C = 1.0 \text{mA}, -V_{CE} = 0.4 \text{V}$				
	$-I_{C} = 10mA, -V_{CE} = 0.4V$	50	90	200	
	$-I_C = 50 \text{ mA}, -V_{CE} = 0.4 \text{ V}$	20	92	-	
	$-I_C = 150 \text{mA}, -V_{CE} \approx 0.4 \text{V}$	10	50	-	

## BFX30

#### ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max.	
C <sub>tc</sub>	Collector capacitance $^{-V}_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0 MHz$	-	6.0	12	pF
c <sub>te</sub>	Emitter capacitance $-V_{EB} = 2.0V$ , $I_{C} = I_{c} = 0$ , f = 1.0 MHz	-	18	30	pF
Saturated sw	vitching times (see page 4)				
$-I_C = 100 \text{mA}$	$I_{Bon} = I_{Boff} = 10 \text{ mA}, V_{EE}$	= 10 $V$ , $V_B$	Eoff = 2.0	OV	
t <sub>d</sub>	Delay time	-	9	15	ns
t r	Rise time	-	18	40	ns
ton	Turn-on time $(t_d + t_r)$	-	27	50	ns
t <sub>s</sub>	Storage time	-	95	250	ns
t <sub>f</sub>	Fall time	-	30	50	ns
toff	Turn-off time $(t_s + t_f)$	-	125	290	ns


#### SOLDERING AND WIRING RECOMMENDATIONS


- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.


## ELECTRICAL CHARACTERISTICS (cont'd)

Saturated switching times


Test circuit









TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE




TRANSIENT THERMAL RESISTANCE FOR VARIOUS DUTY FACTORS
PLOTTED AGAINST PULSE DURATION




TYPICAL VARIATION OF COLLECTOR CUT-OFF CURRENT WITH JUNCTION TEMPERATURE






TYPICAL OUTPUT CHARACTERISTICS AT LOW AND HIGH COLLECTOR-EMITTER VOLTAGES




### TYPICAL TRANSFER AND MUTUAL CHARACTERISTICS




Typical input characteristics


Typical base current versus junction temperature





TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH COLLECTOR CURRENT AND JUNCTION TEMPERATURE




Typical variation of base-emitter saturation voltage with collector current and  $\mathbf{I_C}/\mathbf{I_B}$  ratio








typical variation of base-emitter saturation voltage with junction temperature and  $\mathbf{I_C}/\mathbf{I_B}$  ratio



TYPICAL VARIATION OF COLLECTOR CAPACITANCE WITH COLLECTOR-BASE VOLTAGE



TYPICAL VARIATION OF STORAGE TIME WITH JUNCTION TEMPERATURE

Silicon n-p-n planar epitaxial transistors for general purpose industrial applications. Encapsulated in TO-5 envelope with the collector connected to can.

QUICK REFERENCE DATA							
	BFX84	BFX85	BFX86				
V <sub>CBO</sub> max.	100	100	40	v			
V <sub>CEO</sub> max.	60	60	35	v			
I <sub>CM</sub> max.	1.0	1.0	1.0	Α			
P <sub>tot</sub> max. T <sub>amb</sub> ≤25 C	800	800	800	mW			
T <sub>case</sub> ≤100°C	2.86	2.86	2.86	w			
$h_{FE} (I_C = 150 \text{mA}, V_{CE} = 10 \text{V}) \text{ min.}$	30	70	70				
typ.	112	142	142				
$f_{T}$ min. $(I_{C} = 50 \text{mA}, V_{CE} = 10 \text{V}, f = 35 \text{MHz}, T_{amb} = 25^{\circ} \text{C})$	50	50	50	MHz			

Unless otherwise stated data is applicable to all types

### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

		Millimetres		
		Min.	Nom.	Max.
B	<b>A</b> ·	9.10	=	9.40
F2 G2 F3	В	8.20	-	8.50
	C	6.10	-	6.60
	D	-	5.08	-
	E	0.71	-	0.86
	F1	-	-	0.51
63.	F2	12.7	=	-
45°±3°	<b>F</b> 3	38.1	-	41.3
	G1	-	-	1.01
E	G2	0.41	-	0.48
	G3	-	-	0.53
The collector is electrically	H	-	0.4	-
connected to the envelope	J	0.74	-	1.0

### RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical

	BFX84	BFX85	BFX86	
V <sub>CBO</sub> max.	100	100	40	v
$V_{CE}^{\text{max.}}$ (cut-off, $I_{C}^{\leq 1\text{mA}}$ )	100	100	40	v
VCEO max.	_60	60	35_	v
V <sub>EBO</sub> max.		6.0		v
I <sub>C</sub> max.		1.0		Α
ICM max.		1.0		Α
-I <sub>E</sub> max.		1.0		Α
-I <sub>EM</sub> max.		1.0		Α
IB max.		100		mA
<sup>±I</sup> BM <sup>max</sup> .		100		m <b>A</b>
$_{\text{tot}}^{\text{p}}$ max. $_{\text{amb}}^{\text{\leq}25^{\text{O}}}$ C		800		mW
$T_{case} \le 25^{\circ}C$		5.0		w
T <sub>case</sub> >25, <100°C		2.86		w
Temperature				
${f T}_{f stg}$	-	65 to +200		°c
T max.		200		°C
THERMAL CHARACTERISTICS				
$^{ m R}_{ m th(j-amb)}$ in free air		220		degC/W
R <sub>th(j-case)</sub>		35		degC/W

BFX84 BFX85 BFX86

BFX84

ELECTRICAL CHARACTERISTICS (T  $_{i} = 25^{\circ}$ C unless otherwise stated)

	in the residence (1)	Min.	Typ.	Max.	
I <sub>CBO</sub>	Collector cut-off current $V_{CB} = 100V$ , $I_{E} = 0$	-	10	500	nA
	$V_{CB} = 100V, I_{E} = 0, T_{i} = 100^{\circ}C$	-	0.5	30	$\mu$ A
	$V_{CB}^{=80V, I_{E}^{=0}}$	-	2.0	50	nA
	$V_{CB} = 80V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
IEBO	Emitter cut-off current $V_{EB}^{=6.0V, I_{C}^{=0}}$	-	10	500	nA
	$V_{EB} = 5.0V, I_{C} = 0$	-	2.0	50	nA
	$V_{EB} = 5.0V, I_{C} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
$^{ m h}_{ m FE}$	Static forward current transfer ratio				
	$I_C = 10 \text{mA}, V_{CE} = 10 \text{V}$	20	80	-	
	$I_C = 150 \text{mA}, V_{CE} = 10 \text{V}$	30	112	-	
	$I_{C} = 500 \text{mA}, \ V_{CE} = 10 \text{V}$	20	70	-	
	$I_{C} = 1.0A, \ V_{CE} = 10V$	15	35	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.06	0.15	v
	$I_{C} = 150 \text{mA}, I_{B} = 15 \text{mA}$	-	0.15	0.35	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	-	0.35	1.00	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	0.66	1.60	V
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.69	1.2	v
	$I_{C} = 150 \text{ mA}, I_{B} = 15 \text{ mA}$	-	0.92	1.3	v
	$I_C = 500 \text{mA}, I_B = 50 \text{mA}$	-	1.15	1.5	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	1.40	2.0	v
$c_{Te}$	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ ,				
	f = 1.0 MHz	-	7.0	12	pF

### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.	
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency $I_C = 50 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 35 \text{MHz}$ , $T_{amb} = 25^{\circ} \text{C}$	50	185	-	MHz
Saturated	l switching times				
	$_{\text{50mA}}^{\text{50mA}}$ , $_{\text{B(on)}}^{\text{gon}} = -I_{\text{B(off)}}^{\text{gon}} = 15\text{mA}$ , $_{\text{10V}}^{\text{row}}$ , $_{\text{V}}^{\text{gon}} = 2.0\text{V}$				
$^{t}_{d}$	Delay time	-	15	-	ns
t r	Rise time	-	40	-	ns
ton	Turn-on time	-	55	-	ns
ts	Storage time	-	300	-	ns
t	Fall time	-	60	-	ns
toff	Turn-off time	-	360	-	ns
h-param	eters				
h <sub>fe</sub>	$I_{C} = 1.0 \text{mA}, V_{CE} = 5.0 \text{V},$				
	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ} \text{C}$	20	65	-	
h <sub>ie</sub>		-	250	750	Ω
	$I_{C} = 10 \text{ mA}, \ V_{CE} = 5.0 \text{ V},$	-	0.85	5.0	×10 <sup>-4</sup>
h <sub>fe</sub>	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ} \text{C}$	25	80	-	
h <sub>oe</sub>		-	35	80	$\mu$ mho

BFX84 BFX85 BFX86

**BFX86**ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$  unless otherwise stated)

	,	Min.	Тур.	Max.	
I <sub>CBO</sub>	Collector cut-off current				
CBC	$V_{CB} = 40V, I_{E} = 0$	-	10	500	nΑ
	$V_{CB} = 40V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.5	30	$\mu$ A
	$V_{CB} = 30V, I_{E} = 0$	-	2.0	50	nΑ
	$V_{CB} = 30V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	$\mu$ A
I <sub>EBO</sub>	Emitter cut-off current		10	500	пA
	$V_{EB} = 6.0V, I_C = 0$	_			
	$V_{EB} = 5.0V, I_{C} = 0$	-	2.0	50	nA
	$V_{EB} = 5.0V, I_{C} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 10 \text{mA}, V_{CE} = 10 \text{V}$	50	90	-	
	$I_{C} = 150 \text{mA}, \ V_{CE} = 10 \text{V}$	70	142	-	
	$I_C = 500 \text{mA}, \ V_{CE} = 10 \text{V}$	30	90	-	
	$I_{C} = 1.0A, V_{CE} = 10V$	15	50	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.06	0.15	v
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	-	0.15	0.35	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	-	0.35	1.00	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	0.66	1.60	v
V BE(sat)	Base-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.69	1.2	v
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	-	0.92	1.3	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	-	1.15	1.5	v
	$I_{C} = 1.0A, I_{B} = 100mA$	-	1.40	2.0	V
$\mathbf{c}_{\mathbf{Te}}$	Collector capacitance V = 10V I = I = 0				
	$V_{CB} = 10V, I_{E} = I_{e} = 0,$	_	7.0	12	рF
	f = 1.0 MHz	-	1.0	14	þΓ


## ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.		
f <sub>T</sub>	Transition frequency $I_C = 50 \text{mA}, V_{CE} = 10 \text{V},$ $f = 35 \text{MHz}, T_{amb} = 25^{\circ} \text{C}$	50	185	~	MHz	
Saturated switching times						
	$10 \text{ mA}, I_{\text{B(on)}} = -I_{\text{B(off)}} = 15 \text{ mA},$ $10 \text{ V}, -V_{\text{BE(off)}} = 2.0 \text{ V}$					
t <sub>d</sub>	Delay time	-	15	-	ns	
t <sub>r</sub>	Rise time	-	40	~	ns	
ton	Turn-on time	-	55	~	ns	
t <sub>s</sub>	Storage time	-	300	~	ns	
t	Fall time	-	60	-	ns	
toff	Turn-off time	-	360	-	ns	
h-parameters						
$^{ m h}$ fe	$I_{C} = 1.0 \text{mA}, \ V_{CE} = 5.0 \text{V},$					
	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ}\text{C}$	20	65	-		
h <sub>ie</sub>		-	250	750	Ω	
h <sub>re</sub>	$I_{C} = 10 \text{mA}, \ V_{CE} = 5.0 \text{V},$	-	0.85	5.0	×10 <sup>-4</sup>	
h <sub>fe</sub>	$I_{C} = 10 \text{mA}, \ V_{CE} = 5.0 \text{V},$ $f = 1.0 \text{kHz}, \ T_{amb} = 25^{\circ} \text{C}$	25	80	-		
h <sub>oe</sub>		-	35	80	$\mu$ mho	


BFX84 BFX85 BFX86

### MEASUREMENT OF SATURATED SWITCHING TIMES

Test circuit



### Switching waveforms



- 1. Dissipation and heatsink considerations
  - a) Steady-state conditions

The maximum steady-state dissipation  $P_S$  is given by the relationship:

$$P_s max. = \frac{T_i max. - T_{amb}}{R_{th(i-amb)}}$$

Where  $T_j$  max. is the maximum permissible operating junction temperature,

Tamb is the ambient temperature,

 $R_{th(j-amb)}$  is the total thermal resistance between junction and ambient.

Page 13 gives the maximum allowable steady-state dissipation versus ambient temperature for the device mounted in free air and with infinite heatsink.

b) Pulse conditions (rectangular pulses)

The maximum pulse power  $P_{\mathrm{p}}$  is given by the formula


$$P_{p} = \frac{(T_{j} \text{ max.} - T_{amb}) - (P_{s} \cdot R_{th(j-amb)})}{R_{th(t)} + d \cdot R_{th(case-amb)}}$$

Where  $P_S$  is the steady-state dissipation excluding that in the pulses,

 $R_{\mbox{th}(t)}$  is effective transient thermal resistance of the device between junction and case, and is a function of the pulse duration t, and duty cycle d,

d is the duty cycle, and is equal to the pulse duration t divided by the periodic time T,

 $R_{th\,(case-amb)}$  is the total thermal resistance between case and ambient and is equal to the difference between  $R_{th\,(j-amb)}$  and the thermal resistance from junction to case  $R_{th\,(j-case)}$ .



BFX84 BFX85 BFX86

b) Pulse conditions (rectangular pulses) (cont'd)

#### Example

The following example shows how to calculate the maximum permissible peak dissipation of a BFX84 mounted in free air at a temperature not exceeding  $65^{\rm O}{\rm C}$ . The steady-state dissipation under the bottomed condition is 350mW, the pulse width is 1ms and the duty cycle is 0.2.

The transient thermal resistance  $R_{th(t)} = 15.5 degC/W$  (page 13)

$$P_{p} \text{ max.} = \frac{(200-65) - (0.35 \times 220)}{15.5+0.2(220-35)}$$
$$= \frac{135-77}{15.5+37}$$

The peak pulse dissipation of 1.1W is therefore allowed provided that the voltage and current ratings of the device are not exceeded.

c) Pulse conditions (other than rectangular)


For sinusoidal and irregular shaped waveforms, the power pulse is converted to an equivalent rectangular pulse of the same average and peak values, and treated as in the previous section.

#### Example

The following example illustrates how to find the maximum permissible peak dissipation of a BFX84 operating in a class 'B' circuit at 1kHz. The device is mounted on a heatsink of thermal resistance equal to 50degC/W and at an ambient temperature not exceeding 100°C. Assuming that the waveform is sinusoidal for half period and zero for the other half.

Average of sinewave over half cycle = 
$$2P_p/\pi$$

Therefore equivalent rectangular pulse width of same amplitude and average value



c) Pulse conditions (other than rectangular) (cont'd)

Duty cycle, 
$$d = \frac{2}{\omega} / \frac{2\pi}{\omega} = \frac{1}{\pi} = 0.318$$

From page 13


$$R_{th(t)} = 6.8 degC/W (d=0)$$
 $R_{th(s)} = 35 degC/W$ 
 $R_{th(t)}$  at d=0.318 = (35-6.8) × 0.318+6.8
= 15.8 degC/W

$$P_{p} \text{ max.} = \frac{(200 - 100) - 0}{15.8 + 0.318 \times 50}$$
$$= \frac{100}{21.7} = 3.15W$$


A peak power of 3.15W is therefore permissible provided that the voltage and current ratings of the device are not exceeded.

#### SOLDERING AND WIRING RECOMMENDATIONS


- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.





MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE



TRANSIENT THERMAL RESISTANCE FOR VARIOUS DUTY FACTORS PLOTTED AGAINST PULSE DURATION










COLLECTOR CURRENT PLOTTED AGAINST MAXIMUM COLLECTOR-EMITTER VOLTAGE WITH  $\rm R_B/R_E$  AS PARAMETER

## BFX84 BFX85 BFX86




MAXIMUM COLLECTOR-EMITTER VOLTAGE PLOTTED AGAINST  $\rm R_{\mbox{\scriptsize R}}/\rm R_{\mbox{\scriptsize F}}$  RATIO







COLLECTOR AND EMITTER CUT-OFF CURRENTS PLOTTED AGAINST JUNCTION TEMPERATURE


Mullard	·	
	BFX8	34-Page 16







TYPICAL OUTPUT CHARACTERISTICS







TYPICAL OUTPUT CHARACTERISTICS







TYPICAL OUTPUT CHARACTERISTICS






TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS






TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT AND JUNCTION TEMPERATURE




TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED
AGAINST JUNCTION TEMPERATURE




TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT




BFX84 BFX85 BFX86







TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT

Mullard





TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE






TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT







TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE



TYPICAL COLLECTOR CAPACITANCE PLOTTED AGAINST COLLECTOR-BASE VOLTAGE



TYPICAL STORAGE TIME NORMALISED AT  $25^{\circ}\mathrm{C}$ 



TYPICAL h-PARAMETERS NORMALISED AT I  $_{\rm C}$  = 10 mA

BFX87 BFX88

For ratings, characteristics and mechanical details see BFX29 data sheet

N-P-N silicon planar epitaxial transistor designed for u.h.f. and v.h.f. applications. It has extremely good noise and intermodulation properties and a very high power gain and transition frequency. It is therefore particularly suitable for wideband aerial and distribution amplifiers.

QUICK REFERENCE DATA						
V <sub>CBOM</sub> max. (peak)		30	v			
V <sub>CEO</sub> max.		15	V			
I <sub>CM</sub> max. (f>1.0MHz)		50	mA			
$P_{tot}^{max}$ . $(T_{amb}^{\leq 25}^{\circ}C)$		200	mW			
T max.		200	°c			
$f_{T}^{T}$ typ. $(I_{C} = 25 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz})$		1.2	GHz			
$-C_{re}$ typ. $(I_{C} = 2mA, V_{CE} = 5V, f = 1MHz)$		0.6	рF			
N typ. $(I_C = 2mA, V_{CE} = 10V, Z_S \cdot \text{opt.})$	f = 200 MHz		dB			
	f 800 MHz	7.0	dB			
$G_{D}$ typ. $(I_{C} = 8mA, V_{CE} = 10V)$	f = 200  MHz	22	dB			
р С СЕ	f = 800 MHz	7.0	dВ			
$P_{o} \text{ typ. } (I_{C} = 8\text{mA}, V_{CE} = 10\text{V},$						
$d_{im} = -30 dB, v.s.w.r. at output < 2$	f = 200  MHz	0.0	mW			
m	$f = 800 \mathrm{MHz}$	0.0	mW			

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-72 B.S. 3934 SO-12A/SB4-3

For details see page 6



#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max. (peak)	30	v
$V_{CERM}$ max. (peak, $R_{BE} \le 50\Omega$ , $I_{C} = 10$ mA)	30	v
$V_{CEO}^{max}$ . $(I_{C}^{=10mA})$	15	v
V <sub>EBO</sub> max.	2.5	v
I <sub>C</sub> max. (d.c.)	25	mA
I <sub>CM</sub> max. (peak, f>1MHz)	50	m A
$P_{tot}^{max.} (T_{amb}^{\leq 25}^{\circ}C)$	200	mW

#### Temperature

T range	-65 to +200	°c
T <sub>i</sub> max.	200	°C


#### THERMAL CHARACTERISTICS

$$R_{\mbox{th(j-amb)}}$$
 in free air 0.88 degC/mW  $R_{\mbox{th(j-case)}}$  0.58 degC/mW

### ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$ unless otherwise stated)

		Min.	Typ.	Max.	
$I_{CBO}$	Collector cut-off current				
CBO	$I_{E} = 0, V_{CR} = 15V$	-	-	10	nΑ

Collector-emitter knee voltage  $I_C = 20$  mA,  $I_B =$  the value for  $I_C = 22 \text{mA} \text{ at } V_{CE} = 1 \text{V}$ 



 $^{\rm h}$ FE

Static forward current transfer ratio  $I_C = 2mA$ ,  $V_{CE} = 1V$ 25 150  $I_C = 25 \text{mA}, \ V_{CE} = 1 \text{V}$ 20 125 ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max.	
f <sub>T</sub>	*Transition frequency $I_C = 2mA$ , $V_{CE} = 5V$ , $f = 500MHz$	-	1.0	-	GH2
	$I_C = 25 \text{mA}, V_{CE} = 5 \text{V}, f = 500 \text{MHz}$	-	1.1	-	GHz
c <sub>tc</sub>	**Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1MHz$	-	-	1.7	рF
-C <sub>re</sub>	*Feedback capacitance $I_C = 2mA$ , $V_{CE} = 5V$ , $f = 1MHz$	-	0.6	-	pF
N	*Noise figure ${}^{1}C = 2mA, V_{CE} = 5V,$				
	$f = 200 MHz$ , $Z_S = opt$ .	-	-	4.0	dB
	$f = 500 MHz$ , $R_S = 50\Omega$	-	-	6.5	dB
	$f = 800  \text{MHz},  Z_{S} = \text{opt}.$	-	7.0	-	dB
G.,	*Power gain (not neutralised)				
р	$I_{C} = 8 \text{ mA}, \ V_{CE} = 10 \text{ V}, \ f = 200 \text{ MHz}$ f = 800  MHz	19 -	$\begin{array}{c} 22 \\ 7.0 \end{array}$	-	dB dB

<sup>\*</sup> Fourth lead (case) grounded.

#### Intermodulation characteristics


Po 
\*Output power (see test circuits 1 and 2) 
$$I_C = 8mA$$
,  $V_{CE} = 10V$ ,  $v.s.w.r.$  at output  $< 2$ ,  $d_{im} = -30dB$ 

$$f = 200MHz, f_p = 202MHz, f_q = 205MHz, f_q = 205MHz, f_q = 800MHz, f_p = 798MHz, f_q = 802MHz, f_q = 802MHz, f_q = 800MHz, f_q = 100mV at f_q = 183MHz, f_q = 100mV at f_q = 200MHz, f_q = 217MHz, f_q = 000MHz, f_q = 217MHz, f_q = 000MHz, f_q = 0000MHz, f_q = 000MHz, f_q = 000MHz, f_q = 000MHz,$$

<sup>\*\*</sup> Fourth lead (case) not connected.

#### ELECTRICAL CHARACTERISTICS (cont'd)

TEST CIRCUIT 1 - QUIPUT POWER TEST CIRCUIT (f = 200 MHz)



- L1 = 3 turns of 1.4mm silver plated copper wire, winding pitch 2.7mm, int. dia. 8mm, taps 1.5 and 0.5 turns from earth.
- L2 = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia. 8mm.
- L3 = 3 turns of 1.4mm silver plated copper wire, winding pitch 3.3mm, int. dia. 8mm.
- L4 = 5.5 turns of 1.4mm silver plated copper wire, winding pitch 2.2mm, int. dia. 11mm.

#### ADJUSTMENT OF TEST CIRCUIT

#### Technical considerations

Intermodulation distortion is caused by clipping in h.f. output current and voltage.

The maximum undistorted output power is attained when

a) Clipping in current and voltage is simultaneous; this occurs if

$$R_{load} = (V_{CE} - V_{cek})/I_{C}$$

Where V<sub>cek</sub> is the high frequency knee voltage

b) The h.f. collector current is as low as possible; this occurs if

$$-C_{load} = +C_{oe}$$

Where  $\mathbf{C}_{\text{OE}}$  is the output capacitance of the transistor with short-circuited input.

Experimentally obtained values of  $R_{load}$  and  $C_{load}$ , for maximum output power at an intermodulation factor of -30dB, are:

$$R_{load} = 1k\Omega$$
,  $C_{load} = -1.8pF$ 


#### Procedure

- 1. Remove the transistor and connect a dummy, consisting of a  $220\Omega$  resistor in parallel with a 5.6pF capacitor, between the collector and the emitter connections of the output circuit.
- Tune and match the output circuit for zero reflection at 205MHz (i.e. v.s.w.r.=1). After this adjustment no further change should be made in the output circuit.
- Replace the dummy by the transistor. Tune and match the input circuit
  for maximum power gain and good bandpass curve. The v.s.w.r. of the
  output will then be ≤2 over most of the channel. Corrections can be made
  by tuning L2.

Mullard

ELECTRICAL CHARACTERISTICS (cont'd)

TEST CIRCUIT 2 - OUTPUT POWER TEST CIRCUIT (f = 800 MHz)



 $L1 = 24 \times 6 \times 0.5$ mm silver plated copper strip, input tap at 5mm from earth.

 $L2 = 15 \times 6 \times 0.5$ mm silver plated copper strip.

L3 =  $20 \times 8 \times 0.5$ mm silver plated copper strip.

IA = 4 turns of 0.5mm enamelled copper wire, winding pitch 1.5mm, int. dia. 4mm.

Coupling link = 42mm of 1mm silver plated copper wire.

#### ADJUSTMENT OF TEST CIRCUIT

At 800MHz a dummy cannot be used to adjust for optimum collector load, because at these frequencies the impedance transformations of the dummy are too high.

A small signal with a frequency of the midchannel 802MHz is fed to the input. The signal is increased until clipping occurs, that is until the output power no longer increases linearly with increasing input signal. Care should be taken not to allow the voltage swing to exceed the  $V_{\rm CER}$  value as this may result in the destruction of the transistor by second breakdown.

The output circuit is then tuned to eliminate clipping.


The output power P is given by

$$P_{o} = I_{C}(V_{CE} - V_{cek}) / 2 = 35mW$$

Where  $V_{cek}$  is the high frequency knee voltage

Keeping the input signal as small as possible at  $P_0=35 mW$ , the output circuit is adjusted for minimum intermodulation. The input circuit is then adjusted for maximum gain and good bandpass curve. The v.s.w.r. is found to be  $\leq 2$  over the whole channel.

#### TEST CIRCUIT 3 - INTERMODULATION DISTORTION TEST CIRCUIT




#### SOLDERING AND WIRING RECOMMENDATIONS

- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.

#### OUTLINE, DIMENSIONS AND CONNECTIONS

Conforms to J.E.D.E.C. TO-72



-1	G	3,8	84 E 45°
----	---	-----	-------------

Viewed from underside


#### Millimetres


	Min.	Nom.	Max.
Α	-	-	4.8
В	-	-	5.3
C	12.7	-	-
D	_	0.43	-
E	-	1.0	-
F	-	1.05	-
G	_	2.54	-
H	5.3	5.55	5.8

#### Connections

- 1. Emitter
- 2. Base
- 3. Collector
- 4. Shield connected to envelope


**Mullard** 







TYPICAL OUTPUT CHARACTERISTICS AT LOW AND HIGH COLLECTOR-EMITTER VOLTAGES

Mullard







TYPICAL MUTUAL CHARACTERISTICS




STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT




Typical transition frequency versus collector current



Typical collector capacitance versus collector-base voltage



TYPICAL NOISE FIGURE PLOTTED AGAINST COLLECTOR CURRENT



TYPICAL NOISE FIGURE PLOTTED AGAINST FREQUENCY

### Also available to BS9365-F012

Silicon n-p-n planar epitaxial transistors for general purpose industrial applications. Encapsulated in TO-5 envelope with the collector connected to can.

QUICK REFERENCE DATA								
BFY50 BFY51 BFY52								
V <sub>CBO</sub> max.	80	60	40	v				
V <sub>CEO</sub> max.	35	30	20	v				
I <sub>CM</sub> max.	1.0	1.0	1.0	Α				
P <sub>tot</sub> max. T <sub>amb</sub> ≤25°C	800	800	800	mW				
T <sub>case</sub> ≤100°C	2.86	2.86	2.86	w				
$h_{FE} (I_C = 150 \text{mA}, V_{CE} = 10 \text{V}) \text{ min}.$	30	40	60					
FE C CE typ.	112	123	142					
$f_{T}$ min. $(I_{C} = 50 \text{mA}, V_{CE} = 10 \text{V}, f = 35 \text{MHz}, T_{amb} = 25^{\circ} \text{C})$	50	50	50	MHz				

Unless otherwise stated data is applicable to all types

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

		Millimetres			
A		Min.	Nom.	Max.	
B	Α	9.10	-	9.40	
H C	В	8.20	-	8.50	
	C	6.10	-	6.60	
F1 G1-	D	-	5.08	-	
F2 G2 F3	E	0.71	-	0.86	
	F1	-	-	0.51	
45°:3°	F2	12.7	-	-	
	F3	38.1	-	41.3	
	G1	-	_	1.01	
E C	G2	0.41	-	0.48	
	G3	-	-	0.53	
The collector is electrically	Н	-	0.4	-	
connected to the envelope	J	0.74	-	1.0	

### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.	
$f_{T}$	Transition frequency $I_C = 50 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 35 \text{MHz}$ , $T_{amb} = 25 ^{\circ} \text{C}$	60	140	-	MHz
Saturated	switching times				
	0mA, $I_{B(on)} = -I_{B(off)} = 15mA$ , 10V, $-V_{BE(off)} = 2.0V$				
<sup>t</sup> d	Delay time	-	15	-	ns
t	Rise time	-	40	-	ns
t on	Turn-on time	-	55	-	ns
t	Storage time	-	300	-	ns
$t_{\mathbf{f}}$	Fall time	-	60	-	ns
toff	Turn-off time	~	360	-	ns
h-parame	eters				
<sup>h</sup> fe	$I_{C} = 1.0 \text{mA}, V_{CE} = 5.0 \text{V},$ $f = 1.0 \text{kHz}, T_{amb} = 25^{\circ} \text{C}$	10	65	-	
h <sub>ie</sub>		~	250	750	Ω 4
- 7	$I_{C} = 10 \text{mA}, \ V_{CE} = 5.0 \text{V},$	-	0.85	5.0	×10 <sup>-4</sup>
h <sub>fe</sub>	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ}\text{C}$	15	80	-	
h <sub>oe</sub>		-	35	80	μmho

BFY50 BFY51 BFY52

BFY51
ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise stated)

	·	Min.	Typ.	Max.	
I <sub>CBO</sub>	Collector cut-off current				
CDO	$V_{CB} = 60V, I_{E} = 0$	-	10	500	nA
	$V_{CB} = 60V, I_{E} = 0, T_{i} = 100^{\circ}C$	-	0.5	30	μΑ
	$V_{CB} = 40V, I_{E} = 0$	-	2.0	50	nΑ
	$V_{CB} = 40V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
I <sub>EBO</sub>	Emitter cut-off current				
EBO	$V_{EB} = 6.0V$ , $I_C = 0$	-	10	500	nΑ
	$V_{EB} = 5.0V, 1_{C} = 0$	-	2.0	50	nΑ
	$V_{EB} = 5.0V, I_{C} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	$\mu$ A
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 10 \text{mA}, V_{CE} = 10 \text{V}$	30	85	-	
	$I_{C} = 150 \text{mA}, V_{CE} = 10 \text{V}$	40	123	-	
	$I_C = 500 \text{mA}, V_{CE} = 10 \text{V}$	25	79	-	
	$I_C = 1.0A$ , $V_{CE} = 10V$	15	40	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_C = 10 \text{mA}, I_B = 1.0 \text{mA}$	-	0.06	0.15	v
	$I_{C} = 150 \text{mA}, I_{B} = 15 \text{mA}$	_	0.15	0.35	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	_	0.35	1.00	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	0.66	1.60	v
V BE(sat)	Base-emitter saturation				
	voltage I <sub>C</sub> =10mA, I <sub>B</sub> =1.0mA	_	0.69	1.2	v
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	_	0.92	1.3	v
	_	_	1.15	1.5	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	_			
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	1.40	2.0	V
$^{\rm C}_{ m Tc}$	Collector capacitance $V_{CB}^{=10V, I_{E}^{=1}e^{=0}$ ,				
	f=1.0MHz	-	7.0	12	pF

### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.	
f <sub>T</sub>	Transition frequency $I_C = 50 \text{ mA}, V_{CE} = 10 \text{ V},$ $f = 35 \text{ MHz}, T_{amb} = 25 ^{\circ} \text{ C}$	50	160	-	MHz
Saturated	switching times				
	$0 \text{ mA}, I_{B(\text{on})} = -I_{B(\text{off})} = 15 \text{ mA},$ $10 \text{ V}, -\text{V}_{BE(\text{off})} = 2.0 \text{ V}$				
t <sub>d</sub>	Delay time	-	15	-	ns
t	Rise time	-	40	-	ns
ton	Turn-on time	-	55	-	ns
ts	Storage time	-	300	-	ns
t <sub>f</sub>	Fall time	-	60	-	ns
toff	Turn-off time	-	360	-	ns
h-parame	ters				
h <sub>fe</sub>	$I_{C} = 1.0 \text{mA}, \ V_{CE} = 5.0 \text{V},$				
ıc	$f = 1.0 \text{kHz}$ , $T_{amb} = 25^{\circ} \text{C}$	20	65	-	
h <sub>ie</sub>		-	250	750	Ω
- 1	$I_{C} = 10 \text{ mA}, \ V_{CE} = 5.0 \text{ V},$	-	0.85	5.0	×10 <sup>-4</sup>
	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ} \text{C}$	25	80	-	
h <sub>oe</sub>	amo	-	35	80	$\mu$ mho

### BFY50 BFY51 BFY52

BFY52  ${\tt ELECTRICAL\ CHARACTERISTICS\ (T}_j = 25^{\rm O}{\tt C\ unless\ otherwise\ stated)}$ 

	· J			•	
	·	Min.	Typ.	Max.	
$^{\rm I}{_{ m CBO}}$	Collector cut-off current				
СВО	$V_{CB} = 40V, I_{E} = 0$	-	10	500	nA
	$V_{CB} = 40V, I_{E} = 0, T_{i} = 100^{\circ}C$	-	0.5	30	$\mu$ A
	$V_{CB} = 30V, I_{E} = 0$	-	2.0	50	nA
	$V_{CB} = 30V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
I <sub>EBO</sub>	Emitter cut-off current				
	$V_{EB} = 6.0V, I_{C} = 0$	-	10	500	nΑ
	$V_{EB} = 5.0V, I_{C} = 0$	-	2.0	50	nΑ
	$V_{EB} = 5.0V, I_{C} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 10 \text{mA}, V_{CE} = 10 \text{V}$	30	90	-	
	$I_{C} = 150 \text{mA}, V_{CE} = 10 \text{V}$	60	142	-	
	$I_C = 500 \text{mA}, V_{CE} = 10 \text{V}$	30	90	-	
	$I_C = 1.0A, \ V_{CE} = 10V$	15	50	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_C = 10 \text{mA}, I_B = 1.0 \text{mA}$	-	0.06	0.15	v
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	-	0.15	0.35	v
	$I_C = 500 \text{mA}, I_B = 50 \text{mA}$	-	0.35	1.00	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	0.66	1.60	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.69	1.2	v
	$I_{C} = 150 \text{mA}, I_{B} = 15 \text{mA}$	-	0.92	1.3	v
	$I_C = 500 \text{mA}, I_B = 50 \text{mA}$	-	1.15	1.5	V
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	-	1.40	2.0	v
$^{\mathrm{C}}\mathrm{_{Tc}}$	Collector capacitance				
	$V_{CB}^{=10V}$ , $I_{E}^{=I}e^{=0}$ ,				
	f = 1.0 MHz	-	7.0	12	pF


### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.		
f <sub>T</sub>	Transition frequency $I_C = 50 \text{mA}, V_{CE} = 10 \text{V},$		,			
•	$f = 35MHz$ , $T_{amb} = 25^{\circ}C$	50	185	-	MHz	
Saturated switching times						
$I_{C} = 150 \text{mA}, \ I_{B(\text{on})} = -I_{B(\text{off})} = 15 \text{mA},$ $-V_{EE} = 10 \text{V}, \ -V_{BE(\text{off})} = 2.0 \text{V}$						
t <sub>d</sub>	Delay time	-	15	-	ns	
t r	Rise time	-	40	-	ns	
ton	Turn-on time	-	55	-	ns	
t	Storage time	-	300	-	ns	
t <sub>f</sub>	Fall time	-	60	-	ns	
toff	Turn-off time	-	360	-	ns	
h-parameters						
h <sub>fe</sub>	$I_{C} = 1.0 mA$ , $V_{CE} = 5.0 V$ ,					
	$f = 1.0 \text{kHz}, T_{amb} = 25^{\circ}\text{C}$	20	65	-		
h <sub>ie</sub>		-	250	750	Ω	
h <sub>re</sub>	$I_{C} = 10 \text{ mA}, \ V_{CE} = 5.0 \text{ V},$	-	0.85	5.0	×10 <sup>-4</sup>	
h <sub>fe</sub>	$I_C = 10 \text{ mA}, \ V_{CE} = 5.0 \text{ V},$ $f = 1.0 \text{ kHz}, \ T_{amb} = 25^{\circ} \text{ C}$	25	80	-		
hoe		-	35	80	$\mu$ mho	


### BFY50 BFY51 BFY52

### MEASUREMENT OF SATURATED SWITCHING TIMES

Test circuit



### Switching waveforms



#### OPERATING NOTES

- 1. Dissipation and heatsink considerations
  - Steady-state conditions

The maximum steady-state dissipation Ps is given by the relationship:

$$P_{s} max. = \frac{T_{j} max. - T_{amb}}{R_{th(j-amb)}}$$

Where Ti max. is the maximum permissible operating junction temperature.

Tamb is the ambient temperature,

Rth(i-amb) is the total thermal resistance between junction and ambient.

Page 13 gives the maximum allowable steady-state dissipation versus ambient temperature for the device mounted in free air and with infinite heatsink.

b) Pulse conditions (rectangular pulses)

The maximum pulse power  $P_{p}$  is given by the formula


$$P_p = \frac{(T_j \text{ max.} - T_{amb}) - (P_s \cdot R_{th(j-amb)})}{R_{th(t)} + d \cdot R_{th(case-amb)}}$$

Where Ps is the steady-state dissipation excluding that in the pulses,

> Rth(t) is effective transient thermal resistance of the device between junction and case, and is a function of the pulse duration t, and duty cycle d,

> d is the duty cycle, and is equal to the pulse duration t divided by the periodic time T,

> $R_{\mbox{th(case-amb)}}$  is the total thermal resistance between case and ambient and is equal to the difference between Rth (i-amb) and the thermal resistance from junction to case Rth(j-case)



b) Pulse conditions (rectangular pulses) (cont'd)

#### Example

The following example shows how to calculate the maximum permissible peak dissipation of a BFY50 mounted in free air at a temperature not exceeding  $65^{\rm O}{\rm C}$ . The steady-state dissipation under the bottomed condition is  $350 {\rm mW}$ , the pulse width is 1ms and the duty cycle is 0.2.

The transient thermal resistance R<sub>th(t)</sub> = 15.5degC/W (page 13)

$$P_{p} \text{ max.} = \frac{(200-65) - (0.35 \times 220)}{15.5+0.2(220-35)}$$
$$= \frac{135-77}{15.5+37}$$
$$= 1.1W$$

The peak pulse dissipation of 1.1W is therefore allowed provided that the voltage and current ratings of the device are not exceeded.

c) Pulse conditions (other than rectangular)


For sinusoidal and irregular shaped waveforms, the power pulse is converted to an equivalent rectangular pulse of the same average and peak values, and treated as in the previous section.

#### Example

The following example illustrates how to find the maximum permissible peak dissipation of a BFY52 operating in a class 'B' circuit at 1kHz. The device is mounted on a heatsink of thermal resistance equal to 50degC/W and at an ambient temperature not exceeding  $100^{\circ}$ C. Assuming that the waveform is sinusoidal for half period and zero for the other half.

Average of sinewave over half cycle =  $2P_p/\pi$ 

Therefore equivalent rectangular pulse width of same amplitude and average value



Duty cycle,  $d = \frac{1}{\pi}$ 

c) Pulse conditions (other than rectangular) (cont'd)

Duty cycle, 
$$d = \frac{2}{\omega} / \frac{2\pi}{\omega} = \frac{1}{\pi} = 0.318$$

From page 13

$$R_{th(t)} = 6.8 degC/W (d=0)$$

$$R_{th(s)} = 35 degC/W$$

$$R_{th(t)} \text{ at } d=0.318 = (35-6.8) \times 0.318+6.8$$

$$= 15.8 degC/W$$


$$P_{p} \text{ max.} = \frac{(200 - 100) - 0}{15.8 + 0.318 \times 50}$$

$$= \frac{100}{21.7} = 3.15W$$


A peak power of 3.15W is therefore permissible provided that the voltage and current ratings of the device are not exceeded.

#### SOLDERING AND WIRING RECOMMENDATIONS


- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.





MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE



Pulse duration t(s)
TRANSIENT THERMAL RESISTANCE FOR VARIOUS DUTY FACTORS
PLOTTED AGAINST PULSE DURATION








COLLECTOR CURRENT PLOTTED AGAINST MAXIMUM COLLECTOR-EMITTER VOLTAGE WITH  $R_{\overline{B}}/R_{\overline{E}}$  AS PARAMETER

### BFY50 BFY51 BFY52



MAXIMUM COLLECTOR-EMITTER VOLTAGE PLOTTED AGAINST  $R_{\rm B}/R_{\rm E}$  RATIO


100

10

1.0

RB/RE


1000




COLLECTOR AND EMITTER CUT-OFF CURRENTS PLOTTED AGAINST JUNCTION TEMPERATURE


## N-P-N SILICON PLANAR EPITAXIAL TRANSISTORS

### BFY50 BFY51 BFY52



TYPICAL OUTPUT CHARACTERISTICS







TYPICAL OUTPUT CHARACTERISTICS


## N-P-N SILICON PLANAR EPITAXIAL TRANSISTORS

### BFY50 BFY51 BFY52






TYPICAL OUTPUT CHARACTERISTICS



TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS

# N-P-N SILICON PLANAR EPITAXIAL TRANSISTORS


### BFY50 BFY51 BFY52




TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT AND JUNCTION TEMPERATURE

-50


Mullard




TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT





Typical storage time normalised at 25°C







TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT







TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE






TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT





TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL h-PARAMETERS NORMALISED AT I $_{C}$  = 10mA

Silicon n-p-n planar epitaxial transistor for general purpose industrial applications. Encapsulated in TO-5 envelope with the collector connected to can.

QUIC	CK REFERENCE	DATA	
V <sub>CBO</sub> max.		40	v
V <sub>CEO</sub> max.		20	V
I <sub>CM</sub> max.		1.0	A
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$		800	mW
(T <sub>case</sub> \le 25°C)		5.0	W
$h_{FE} (I_C = 150 \text{ mA}, V_{CE} = 10 \text{ V})$	min.	30	
re c ce	typ.	75	
$f_T$ min. $(I_C = 50 \text{mA}, V_{CE} = 1)$	0V,		
$f = 35MHz$ , $T_{amb} = 2$	25 <sup>°</sup> C)	50	MHz

### OUTLINE AND DIMENSIONS

Conforms to BS3934 SO-3/SB3-3A J.E.D.E.C. TO-5



	Millimetres				
	Min.	Nom.	Max.		
A	9.1	-	9.4		
В	8.2	-	8.5		
C	6.1	-	6.6		
D	-	5.08	-		
E	0.71	-	0.86		
F1	-	-	0.51		
F2	12.7	-	-		
F3	38.1	-	41.3		
G1	-	-	1.01		
G2	0.41	-	0.48		
G3	-	-	0.53		
Н	0.3	-	0.8		
J	0.74	-	1.0		

#### RATINGS

Limiting values of operation according to the absolute maximum system.

$\mathbf{E}^{1}$	ectri	na1

V <sub>CBO</sub> max.	40	v
V <sub>CE</sub> max. (cut-off, I <sub>C</sub> ≤1mA)	40	v
V <sub>CEO</sub> max.	20	v
V <sub>EBO</sub> max.	6.0	v
I <sub>C</sub> max.	1.0	A
I <sub>CM</sub> max.	1.0	A
-I <sub>E</sub> max.	1.0	A
-I <sub>EM</sub> max.	1.0	Α
I <sub>B</sub> max.	100	mA
±I <sub>BM</sub> max.	100	mA
P <sub>tot</sub> max. (T <sub>amb</sub> <25°C)	800	mW
(T <sub>case</sub> <25°C)	5.0	w
Temperature		
T range	-65 to +200	°c
T <sub>j</sub> max.	200	°C
THERMAL CHARACTERISTICS		
$^{ m R}$ th(j-amb)	220	degC/W
Rth(j-case)	35	degC/W

## ELECTRICAL CHARACTERISTICS (T $_{j} = 25^{\circ}$ C unless otherwise stated)

		Min.	Typ.	Max.	
I <sub>CBO</sub>	Collector cut-off current		10	•00	
	$V_{CB} = 40V, I_{E} = 0$	-	10	500	nA
	$V_{CB} = 40V, I_{E} = 0, T_{j} = 100^{\circ}C$	=	0.5	30	μΑ
	$V_{CB} = 30V$ , $I_{E} = 0$	-	2.0	50	nA
	$V_{CB} = 30V, I_{E} = 0, T_{j} = 100^{\circ}C$	-	0.1	2.5	μΑ
I <sub>EBO</sub>	Emitter cut-off current				
EDO	$V_{EB} = 6.0V, I_{C} = 0$	-	10	500	nA
	$V_{EB} = 5.0V, I_{C} = 0$	-	2.0	50	nA
	$V_{EB} = 5.0V, I_{C} = 0, T_{i} = 100^{\circ}C$	-	0.1	2.5	$\mu$ A

# N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR


### **BFY53**


ELECTRICAL	CHARACTERISTICS	(contd.)
------------	-----------------	----------


	, ,	Min.	Тур.	Max.	
$^{ m h}{}_{ m FE}$	Static forward current transfer ratio				
	$I_C = 10 \text{mA}$ , $V_{CE} = 10 \text{V}$	20	55	-	
	$I_C = 150 \text{mA}, V_{CE} = 10 \text{V}$	30	75	-	
	$I_{C} = 500 \text{mA}, \ V_{CE} = 10 \text{V}$	18	50	-	
	$I_{C} = 1.0A, V_{CE} = 10V$	10	35		
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.06	0.15	v
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	-	0.15	0.35	v
	$I_{C} = 500 \text{ mA}, I_{B} = 50 \text{ mA}$	-	0.35	1.00	v
	$I_{C} = 1.0A$ , $I_{B} = 100mA$	-	0.66	2.00	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
BE(sat)	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$	-	0.69	1.2	V
	$I_{C} = 150 \text{mA}, I_{B} = 15 \text{mA}$	-	0.92	1.3	V
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	-	1.15	1.5	V
	$I_{C} = 1.0A$ , $I_{B} = 100 \text{mA}$	-	1.40	2.0	V
C <sub>Te</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ ,				
	f = 1.0 MHz	-	7.0	12	pF
$f_{\overline{T}}$	Transition frequency $I_C = 50 \text{mA}, V_{CE} = 10 \text{V},$				
	$f = 35MHz$ , $T_{amb} = 25^{\circ}C$	50	140	-	MHz
h <sub>fe</sub>	Small signal forward current transfer ratio $I_C = 1.0 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ ,				
	$f = 1.0 \text{kHz}, T_{\text{amb}} = 25^{\circ} \text{C}$	10	70	-	

#### SOLDERING AND WIRING RECOMMENDATIONS

- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.









## N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR


### BFY53








- Mullara


BFY53 Page




















## SILICON PLANAR EPITAXIAL N-P-N TRANSISTOR

### **BFY90**

N-P-N silicon planar epitaxial transistor featuring low noise, low intermodulation distortion and a high transition frequency. Intended for military and industrial applications.

QUICK REFERENCE DATA					
V <sub>CBO</sub> max.	30	v			
V <sub>CEO</sub> max.	15	v			
I <sub>CM</sub> max.	50	mA			
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	200	mW			
T <sub>i</sub> max.	200	°C			
$f_{T}$ min. $I_{C} = 2.0 \text{mA}$ , $V_{CE} = 5.0 \text{V}$	1.0	Gc/s			
$I_C \approx 25 \text{mA}, V_{CE} = 5.0 \text{V}$	1.3	Gc/s			
$-c_{re}$ max. $I_{C} = 2.0$ mA, $f = 1.0$ Mc/s	0.8	pF			
Max. noise figure, I <sub>C</sub> =2.0mA, f=500Mc/s	5.0	dB			

#### OUTLINE AND DIMENSIONS

Conforming to B.S.3934 SO-12A/SB4-3 J.E.D.E.C. TO-72

A-4		Mil	llimetres	
		Min.	Nom.	Max.
В	Α	-	-	4.8
	В	-	~	5.33
	C	12.7	-	-
- Tinned	D	-	-	0.48
	E	-	•	1.17
D	F	~	-	1.16
38 94 E	G	-	2.54	-
H G 75 F	Н	~	~	5,83

#### Viewed from underside

Connections: 1. Emitter 3. Collector

2. Base 4. Shield connected to envelope

#### RATINGS

	Limiting values of	operation	according to	the absolute	maximum	system.
--	--------------------	-----------	--------------	--------------	---------	---------

ectrics	

$V_{CBO}^{max}$ . $(I_E = 0)$	30	v
$V_{CEO}$ max. $(I_B = 0, I_C = 10 \text{mA})$	15	v
$V_{EBO}^{max}$ . ( $I_{C}^{=0}$ )	2.5	v
I <sub>CM</sub> max.	50	mA
I <sub>C(AV)</sub> max. (averaged over any 100 µs period)	25	mA
$P_{tot}^{T} = 25^{\circ}C$	200	mW
Temperature		
T <sub>stg</sub> max.	200	°c
T min.	-65	°c
T <sub>i</sub> max.	200	°c

### THERMAL CHARACTERISTICS

$$\Theta_{\rm j-amb}$$
 (in free air) 0.88 deg C/mW  $\Theta_{\rm j-case}$  0.58 deg C/mW

## ELECTRICAL CHARACTERISTICS (T $_{j} = 25^{\circ}$ C unless otherwise specified)

		Min.	Typ.	Max.	
	Collector cut-off current				
$I_{CBO}$	$V_{CB} = 15V$ , $I_{E} = 0$	-	-	10*	nA
I <sub>CES</sub>	$V_{CE} = 15V$ , $V_{BE} \approx 0$	-	-	10	μΑ
$^{ extsf{I}}_{ extbf{B}}$	Base current				
	$-I_E = 2.0 \text{mA}, V_{CB} = 0$	13.2*	-	77*	μΑ
	$-I_{E} = 25 \text{mA}, V_{CB} = 0$	200*	-	1200*	$\mu$ A
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_C = 2.0 \text{mA}, V_{CE} = 1.0 \text{V}$	25	-	150	
	$I_C = 25 \text{mA}, V_{CE} = 1.0 \text{V}$	20	-	125	
$\mathbf{f}_{\mathbf{T}}$	Transition frequency†				
_	$I_C = 2.0 \text{mA}$ , $V_{CE} = 5.0 \text{V}$	1.0	-	-	Gc/s
	$I_C = 25 \text{mA}, V_{CE} = 5.0 \text{V}$	1.3	-	-	Gc/s
$^{c}$ tc	Collector capacitance**				
	$V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0$	Mc/s -	-	1.5	pF
c <sub>te</sub>	Emitter capacitance				
	$V_{EB} = 0.5V, I_{C} = I_{c} = 0,$				
	f = 1.0 Mc/s	-		2.0	pF

## SILICON PLANAR EPITAXIAL N-P-N TRANSISTOR

		Min.	Тур.	Max.	
$v_{ m CEO(sust)}^{ m Collector-emitter}_{ m voltage}$					
	$I_C = 10 \text{mA}$ , $I_B = 0$	15	-	-	v
- c <sub>re</sub>	Feedback capacitance				
	$I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V},$ f = 1.0 Me/s	_	_	0.8	рF
r <sub>bb'</sub> c <sub>b'c</sub>	Feedback time constant†				
	$-I_E = 2.0 \text{mA}, V_{CB} = 5.0 \text{V},$ f = 10.7Mc/s	2.0	_	12	ps
NF	Noise figure†, $I_C = 2.0 \text{mA}$ ,				
	$V_{CE} = 5.0V$				
	f=100kc/s, optimum R <sub>s</sub>	-	-	4.0	dΒ
	$f = 200 Mc/s$ , optimum $Z_s$	-	-	3.5	$d\mathbf{B}$
	$f = 500 Mc/s$ , $R_s = 50 \Omega$	-	-	5.0	$d\mathbf{B}$
d im	Intermodulation distortion (See fig. 1)				
	$I_{C} = 14 \text{mA}, \ V_{CE} = 6.0 \text{V},$ f = 217 Me/s				
	$V_{\Omega} = 100 \text{mV}, R_{L} = 37.5\Omega$				
	$f_1 = 183 \text{Mc/s}, f_2 = 200 \text{Mc/s}$	-	-53	-	dB
P <sub>o</sub>	Output power‡ (See fig. 2)				
v	$I_{C} = 22.5 \text{mA}, V_{CE} = 13.5 \text{V},$ $P_{i} = 25 \text{mW}$				
	$f = 500$ Mc/s, $T_{case} = 25^{\circ}$ C	175	-	-	wW

<sup>\*</sup>These are the characteristics which are recommended for acceptance testing purposes.

†Shield lead grounded.

‡Care must be taken to reduce steady state current when no h.f. signal is applied.

<sup>\*\*</sup>Shield lead not connected

$$I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V}, f = 500 \text{Mc/s}$$

		Min.	Typ.	Max.	
g <sub>ie</sub>	Input conductance	-	16	-	mmho
c <sub>ie</sub>	Input capacitance	-	3.75	-	pF
y <sub>re</sub>	Feedback admittance	-	1.55	-	mmho
ø <sub>re</sub>	Phase angle of yre	-	258	-	deg
$ \mathbf{y_{fe}} $	Forward transfer admittance	-	45	-	mmho
ø <sub>fe</sub>	Phase angle of y <sub>fe</sub>	-	285	-	deg
g <sub>oe</sub>	Output conductance	-	0.19	-	mmho
c <sub>oe</sub>	Output capacitance	-	1.9	-	pF
G <sub>UM</sub>	Max. unilateralised power gain $\frac{ y_{fe} ^2}{10 \log \frac{4g_{ie}g_{oe}}{4g_{ie}g_{oe}}}$ $I_{C} = 2.0 \text{mA}, V_{CE} = 5.0 \text{V},$				
	f = 500Mc/s	-	22	-	dB

### INTERMODULATION DISTORTION TEST CIRCUIT




Fig. 1.

### CIRCUIT FOR MEASUREMENT OF THE OUTPUT POWER





Fig. 2.

 $C_1 = 16 pF$  air-gap trimmer  $C_2, C_3, C_4 = 6 pF$  ceramic trimmer

 $L_1$  = copper strip 20×4×1.5mm  $L_2$ ,  $L_6$  = 10 turns of 0.7mm en. copper wire, dia = 4mm


 $L_3 = 1$  turn of 1mm copper wire, dia = 8mm

 $L_4$ ,  $L_5 = 1 turn of 1mm copper wire dia = 7mm$ 




#### SOLDERING AND WIRING RECOMMENDATIONS

- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.




TYPICAL OUTPUT CHARACTERISTICS


Mullard




TRANSFER CHARACTERISTICS
TYPICAL INPUT CHARACTERISTIC



TYPICAL VARIATION OF COLLECTOR CUT-OFF CURRENT WITH JUNCTION TEMPERATURE




STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT



TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT

CONTOURS OF CONSTANT TRANSITION FREQUENCY


Mullard




# COLLECTOR CAPACITANCE PLOTTED AGAINST COLLECTOR-BASE VOLTAGE

EMITTER CAPACITANCE PLOTTED AGAINST EMITTER-BASE VOLTAGE






TYPICAL NOISE FIGURE PLOTTED AGAINST FREQUENCY




TYPICAL NOISE FIGURE PLOTTED AGAINST EMITTER CURRENT




TYPICAL INPUT ADMITTANCE PLOTTED AGAINST COLLECTOR CURRENT AND FREQUENCY


Mullard



TYPICAL FEEDBACK ADMITTANCE PLOTTED AGAINST COLLECTOR CURRENT AND FREQUENCY



TYPICAL FORWARD TRANSFER ADMITTANCE PLOTTED AGAINST COLLECTOR CURRENT AND FREQUENCY




TYPICAL OUTPUT ADMITTANCE PLOTTED AGAINST COLLECTOR CURRENT AND FREQUENCY


### TENTATIVE DATA

Broadband u.h.f. amplifier modules primarily designed for mobile applications operating directly from 12V vehicle electrical systems. The modules will produce 2.5W output into a  $50\Omega$  load over the bands 380-512MHz (BGY22), and 420-480MHz (BGY22A).

QUICK REFERENCE DATA									
Туре	Mode	Freq.	v <sub>CC</sub>	P <sub>D</sub>	$^{ m P}_{ m L}$	η	Matched input and output Z		
		(MHz)	(V)	(mW)	(W)	(%)	(Ω)		
BGY22	f.m.	380-512	13.5	50	2.5 min.	40 min.	50		
BGY22	f.m.	380-512	13.5	50	2.9 typ.	50 typ.	50		
BGY22A	f.m.	420-480	12.5	50	2.5 min.	40 min.	50		

Mechanical details on page 10.







### RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical

$v_{CC}$	max.	D.C. voltage - supply terminal to flange	18	V
V <sub>in</sub>	max.	D.C. voltage - input terminal to flange	±25	v
y <sub>out</sub>	max.	D.C. voltage - output terminal to flange	±25	v
I <sub>in</sub>	max.	D.C. supply terminal current	800	mA
$P_{D}$	max.	$V_{CC} = 13.5V, Z_{1} = 50\Omega$	150	mW





Where P 
$$_{L~nom}$$
 = P  $_{L}$  at V  $_{CC}$  = 13.5V, Z  $_{L}$  = 50 $\Omega$  (BGY22), and P  $_{L}$  nom = P  $_{L}$  at V  $_{CC}$  = 12.5V, Z  $_{L}$  = 50 $\Omega$  (BGY22A).

# U.H.F. POWER AMPLIFIER MODULES

# BGY22 BGY22A

OPERATING CHARACTERISTICS (At  $T_h$  =  $25^{\circ}$ C unless otherwise stated)

Reference planes at  $\ensuremath{\mathsf{RF}}$  input and output terminals are  $\ensuremath{\mathsf{lmm}}$  from the plastic encapsulation.


Frequency range 380 - 512MHz,  $V_{CC} = 13.5V$  (BGY22)


Frequency range 420 - 480MHz,  $V_{CC}$  = 12.5V (BGY22A)


- 1	·, · · · · · · · · · · · · · · · · · ·	,			
		Min.	Тур.	Max.	
$I_Q$	Quiescent current				
•	$P_{D} = 0$	4.0	-	12	mA
$P_{L}$	Load power				
	$P_{D} = 50 \text{mW}$	2.5	-	3.5	W
η	Efficiency				
	$P_{D} = 50 \text{mW}$	40	-	-	%
I <sub>in</sub>	Module current				
•••	$P_D = 50 \text{mW}$	-	475	-	mA
	Harmonic content				
	$P_{D} = 50mW$	•	rmonic is a		)dB
	Input V.S.W.R. with respect to $50\Omega$				
	$P_D = 50 \text{mW}$	-	-	2: 1	
	Temperature coefficient of $\mathbf{P}_{\mathbf{L}}$				
	$P_{D} = 50 \text{mW}, T_{h} = 25 \text{ to } 70^{\circ} \text{C}$	-	- 10	- m	W/°C
	Stability				
	$V_{CC}$ = 10.5 to 15V, $P_D$ = 10mW to	100mW			
	$T_h = -40 \text{ to } +90^{\circ}\text{C}$				
	Output load V.S.W.R. ≤3:1, all	No	No instabilities		
	Output load V.S.W.R. $\leq 10$ : 1, all	phases		appreciab instabiliti	

### THERMAL CHARACTERISTICS

T range	-40 to +100	°C
T <sub>h</sub> range	-40 to +90	°C







### APPLICATION INFORMATION

R.F. performance in c.w. operation,  $T_h = 25^{\circ}C$ .

Drive source and Load Impedance =  $50\Omega$ .

Туре	Freq. range	v <sub>CC</sub>	$^{P}_{\mathrm{D}}$	P <sub>L</sub>	η
	(MHz)	(V)	(mW)	(W)	(%)
BGY22	380-512	15	50	3.5 typ.	47 typ.
BGY22	380-512	13.5	50	2.5 min.	40 min.
BGY22	380-512	13.5	50	2.9 typ.	47 typ.
BGY22	380 <b>-</b> 512	12.5	50	2.5 typ.	47 typ.
BGY22A	420-480	12.5	50	2.5 min.	40 min.

The modules are designed to withstand full load mismatch under the following conditions.


$$P_D = P_D \text{ nom} + 20\%, T_h = 70^{\circ} \text{C},$$

$$V_{CC} = 16.5V \text{ (BGY22)}$$

$$V_{CC} = 15.0V (BGY22A)$$


V.S.W.R. = 50: 1 at any phase

where  $P_D$  nom =  $P_D$  for 2.5W module output under nominal conditions.



TYPICAL VARIATION OF INPUT IMPEDANCE WITH FREQUENCY-


APPLICATION INFORMATION (Cont'd)



TYPICAL VARIATION OF POWER DISSIPATION WITH LOAD IMPEDANCE

$$f = 470MHz$$

$$V_{CC} = 13.5V$$




## TYPICAL VARIATION OF LOAD POWER WITH LOAD IMPEDANCE

 $P_D = 50 \text{mW}$ 

= 470MHz


 $V_{CC} = 13.5V$ 

### APPLICATION INFORMATION (Cont'd)



## TYPICAL VARIATION OF EFFICIENCY WITH LOAD IMPEDANCE

 $P_D = 50 \text{mW}$  f = 470 MHz $V_{CC} = 13.5 \text{V}$ 



All dimensions in millimetres

#### MOUNTING

To ensure good thermal contact between mountingbase and heatsink, burrs or thickening at the edges of the heatsink holes should be removed and the package bolted down onto a flat surface.

Devices may be soldered directly into a circuit with a soldering iron at a maximum iron temperature of  $245^{\circ}$ C for 10 seconds at least 1mm from the plastic.

### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT
MULLARD LIMITED
P.O. BOX 142
NEW ROAD
MITCHAM
SURREY, CR4 4SR




### TENTATIVE DATA

Broadband u.h.f. amplifier modules primarily designed for mobile applications operating directly from 12V vehicle systems. The modules are suitable for driving directly from the BGY22 and BGY22A respectively, and when so driven will produce 7W output into a  $50\Omega$  load over the band 380-480MHz (BGY23), and 7W over the band 420-480MHz (BGY23A).

QUICK REFERENCE DATA										
Туре	Mode	Freq. range	v <sub>CC</sub>	P <sub>D</sub>	P <sub>L</sub>	η	Matched input and output Z			
		(MHz)	(V)	(W)	(W)	(%)	(Ω)			
BGY23	f.m.	380-480	13.5	2.5	7.0 min.	60 min.	50			
BGY23	f.m.	380 - 480	13.5	2.5	8.3 typ.	71 typ.	50			
BGY23	f.m.	480-512	13.5	2.5	7.5 typ.	69 typ.	50			
BGY23A	f.m.	420-480	12.5	2.5	7.0 min.	60 min.	50			



Mechanical details on page 10





### RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical

$v_{CC}$	max.	D.C. voltage - supply terminal to flange	18	V
*V	max.	D.C. voltage - input terminal to flange	± 0.5	v
V <sub>out</sub>	max.	D.C. voltage - output terminal to flange	± 25	v
I <sub>in</sub>	max.	D.C. supply terminal current	1.7	A
PD	max.	$V_{CC} = 13.5V, Z_{L} = 50\Omega$	3, 5	W





Where 
$$P_L$$
 nom. =  $P_L$  at  $V_{CC}$  = 13.5V,  $Z_L$  = 50 $\Omega$  (BGY23)  
and  $P_L$  nom. =  $P_L$  at  $V_{CC}$  = 12.5V,  $Z_L$  = 50 $\Omega$  (BGY23A)

\* No external D.C. connection should be made to this terminal.

# U.H.F. POWER AMPLIFIER MODULES

BGY23 BGY23A


OPERATING CHARACTERISTICS (At  $T_h = 25^0$  unless otherwise stated.)


Reference planes at RF input and output terminals are  $lmm\ from\ the\ plastic\ encapsulation.$ 


Frequency range 380 - 512 MHz,  $V_{CC}$  = 13.5V (BGY23)

Frequency range 420 - 480 MHz,  $V_{CC}$  = 12.5V (BGY23A)

•	, , ,	JC .				
			Min.	Тур.	Max.	
$I_Q$	Quiescent Current $P_D = 0$		-	-	5.0	mA
$P_{\underline{L}}$	Load Power P <sub>D</sub> = 2.5W, f = 380-480MHz	BGY 23	7.0	_	9.5	w
	D $P_D = 2.5W, f = 480-512MHz$	BGY 23	_		_	w
	D					
	$P_{D} = 2.5W, f = 420-480MHz$	BGY 23A	7.0	-	9.5	W
η	Efficiency P <sub>D</sub> = 2.5W		60	-	-	%
I in	Module Current PD = 2.5W		-	900	-	mA
Harn	P <sub>D</sub> = 2.5W				least 2	onic is at 20dB down carrier.
Input	V.S.W.R. with respect to $50\Omega$ $P_D = 2.5W$		-	-	2: 1	
Tem	perature coefficient of $P_L$ $P_D = 2.5W$ , $T_h = 25^{\circ}C$ to $70^{\circ}C$	:	-	-20	-	m <b>W</b> / <sup>O</sup> C
Stabi	lity					
	$V_{CC} = 10.5 \text{ to } 15\text{V}, P_D = 1.0 \text{ to } 15\text{V}$	to 3.5W				
	$T_{h} = -40 \text{ to } +90^{\circ} \text{C}$					
	Output load V.S.W.R. $\leq$ 3:1,	all phases			No ins	stabilities
	Output load V.S.W.R. $\leq$ 10: 1	, all phases			_	preciable stabilities
THERMAL	CHARACTERISTICS					
	T range			-40	to +100	°C
	T range			-40	to +90	°C







### APPLICATION INFORMATION

R.F. performance in c.w. operation,  $T_h = 25^{\circ}C$ 

Drive Source and Load Impedance =  $50\Omega$ 

Туре	freq. range (MHz)	v <sub>CC</sub>	P <sub>D</sub> (W)	P <sub>L</sub>	η (%)
BGY23	380-512	15.0	2.5	9.0 typ.	65 typ.
BGY23	380-480	13.5	2.5	7.0 min.	60 min.
BGY23	380 -480	13.5	2.5	8.3 typ.	71 typ.
BGY23	480-512	13.5	2.5	7.5 typ.	69 typ.
BGY23	380-512	12.5	2.5	7.4 typ.	70 typ.
BGY23A	420-480	12.5	2.5	7.0 min.	60 min.

Connection to the BGY22/BGY22A respectively can be either by  $50\Omega$  transmission line or directly with a total lead length not greater than 2mm.

The module is designed to withstand full load mis-match under the following conditions:


$$P_D = P_D \text{ nom} + 20\%, T_h = 70^{\circ} \text{C}$$

$$V_{CC} = 16.5V (BGY23)$$

$$V_{CC} = 15.0V (BGY23A)$$


V.S.W.R. = 50: 1 at any phase.

where  $P_D$  nom =  $P_D$  for 7.0W module output under nominal conditions.




TYPICAL VARIATION OF INPUT IMPEDANCE WITH FREQUENCY

APPLICATION INFORMATION (Cont'd)




BGY22/23 or BGY22A/23A CASCADED AMPLIFIER AT 470 MHz TYPICAL VARIATION OF OVERALL POWER DISSIPATION WITH LOAD IMPEDANCE  $\rm V_{CC}=13.5V$ 



BGY22/23 or BGY22A/23A CASCADED AMPLIFIER AT 470 MHz TYPICAL VARIATION OF LOAD POWER WITH LOAD IMPEDANCE  ${\rm V_{CC}} = 13.5 {\rm V}$ 




APPLICATION INFORMATION (Cont'd)



BGY22/23 or BGY22A/23A CASCADED AMPLIFIER AT 470 MHz TYPICAL VARIATION OF OVERALL EFFICIENCY WITH LOAD IMPEDANCE

$$V_{CC} = 13.5V$$



All dimensions in millimetres

### MOUNTING

To ensure good thermal contact between mountingbase and heatsink, burrs or thickening at the edges of the heatsink holes should be removed and the package bolted down onto a flat surface.

Devices may be soldered directly into a circuit with a soldering iron at a maximum iron temperature of 245°C for 10 seconds at least 1mm from the plastic.

### CAUTION

This device incorporated Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR



N-P-N silicon planar epitaxial transistor intended for s.s.b. in class A and AB and f.m. transmitting applications in class B with a supply voltage up to 28V. The transistor is designed to withstand severe load mismatch conditions. It has a capstan envelope with a moulded cap and all leads isolated from the stud.

QUICK REFERENCE DATA													
Operation	Class	v <sub>cc</sub>	f <sub>1</sub> (MHz	1) (:	f <sub>2</sub> MHz)		P <sub>L</sub> (W)	(0	; р іВ)	d <sub>3</sub> (dB)	1	C A)	dt (%)
s.s.b.	A	26	28.00	0 28	.001	0-86	P. E. F	·.) >	18	< -40	1	. 2	_
s.s.b.	AB	28	28.00	0 28	3.001	25(1	P. E. P	.)   >	18	typ. -35	ty 1.	p. 28	typ. 35
Operation	Class	V <sub>CC</sub> (V)	f (MHz)	P <sub>S</sub>	P <sub>L</sub>	G p (dB)	I <sub>C</sub> (A)	η (%)		<u>z</u> i (Ω)		(n	·L nA/V)
									+-				

#### OUTLINE AND DIMENSIONS



All dimensions in mm

Torque on nut: min. 15 kg cm (1.5 N m)

max. 17kg cm (1.7N m)

Diameter of clearance hole in heatsink: max. 5mm

Note: - Do not chamfer the edges of the mounting holes when removing burrs.

### RATINGS

Limiting values of operation according to the absolute maximum system

### Electrical


V <sub>CBOM</sub> max.	65	V
V <sub>CEO</sub> max.	36	V
V <sub>EBO</sub> max.	4.0	V
I <sub>C(AV)</sub> max.	3.0	A
I max. (f > 1MHz)	6.0	Α
$P_{tot}$ max. $(T_h = 25^{\circ}C, f > 1MHz)$	62.5	W


### Temperature

T	-30 to +200	°C
stg T, max.	200	°C

### THERMAL CHARACTERISTIC

R <sub>th(j-mb)</sub>	2.5	degC/W
R <sub>th</sub> (mb-h)	0.3	degC/W






SAFE OPERATING AREAS


# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR


# BLX13

ELECTRICAL	CHARACTERISTICS ( $T_j = 25^{\circ}$ C unless	otherwis	se stated)		
	·	Min.	Typ.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 50 \text{mA}$ , open emitter	65	-	-	v
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage $I_C = 50  \text{mA}$ , open base	36	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 10 \text{mA}$ , open collector	4.0	-	-	v
E	Transient energy L = 25mH, f = 50Hz open base $-V_{BE} = 1.5V$ , $R_{BE} = 33\Omega$	8.0 8.0	- -	- -	mWs mWs
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 1.0A$ , $V_{CE} = 5V$	10	50	100	
$\mathbf{f}_{\mathbf{T}}$	Transition frequency $I_C = 3.0A$ , $V_{CE} = 20V$	-	500	-	MHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 30V$ , $f = 1MHz$	-	50	65	pF
-c <sub>re</sub>	Feedback capacitance $I_C = 100 \mathrm{mA}, \ V_{CE} = 28 \mathrm{V}$	_	31	-	$p\mathbf{F}$
Ccs	Collector-stud capacitance	-	2.0	-	рF

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.








APPLICATION INFORMATION

R.F. performance in S.S.B. operation (linear power amplifier)


$$f_1 = 28.000 MHz$$
,  $f_2 = 28.001 MHz$ 

V <sub>CC</sub> (V)	P <sub>L</sub> (W)	G p (dB)	*d <sub>3</sub> (dB)	I <sub>C</sub> (A)	T <sub>h</sub>	Class
26	0-8(P. E. P.)	>18	< -40	1.2	<u>≤</u> 25	A

\*The figure given is the maximum encountered at any driving level between the specified values of P. E. P. and is referred to the according level of either of the equal amplified tones. Relative to the according peak envelope power this figure should be increased by 6dB.



Test circuit: Class A




- L1 = 3 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia.7mm, leads 50mm (total).
- L2 = 7 turns of enamelled copper wire (0.7mm);  $60\mu$ H.
- L3 = 4 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 10mm.
- L4 = 7 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 12mm.

R.F. performance in S.S.B. operation (linear power amplifier)


$$f_1 = 28.000MHz$$
,  $f_2 = 28.001MHz$ ,  $T_h \le 25^{\circ}C$ 

V <sub>CC</sub> (V)	P <sub>L</sub> (W)	G p (dB)	*d <sub>3</sub> (dB)	dt (%)	I <sub>CZS</sub> (mA)	I <sub>C</sub> (A)	Class
28	25(P.E.P.)	>18	typ35	typ. 35	25	typ.1.28	AB

\*Intermodulation distortion figure quoted is related to the according level of either of the equal amplified tones. Relative to the according peak envelope power, this figure should be increased by 6dB.




Test circuit: - Class AB




- L1 = 3 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int.dia.7mm, leads 50mm (total)
- L2 = 7 turns of enamelled copper wire (0.7mm);  $60\mu$ H.
- L3 = 4 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 10mm.
- L4 = 7 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 12mm.

### APPLICATION INFORMATION (contd.)

Typical large signal input impedance and transistor power gain in a class AB amplifier at  $V_{CC}$  = 28V,  $P_L$  = 25W(P.E.P.),  $Z_L$  = 12.5 $\Omega$ ,  $I_{CZS}$  = 25mA,  $T_h$  = 25°C.






## APPLICATION INFORMATION (contd.)


## R. F. performance in C. W. operation (Class B)

$$V_{CC} = 28V$$
,  $T_h \le 25^{\circ}C$ 

f (MHz)	P <sub>S</sub> (W)	P <sub>L</sub> (W)	I <sub>C</sub> (A)	G p (dB)	η (%)	z <sub>i</sub> (Ω)	Y <sub>L</sub> (mmho)
70	typ. 0.5	25	typ. 1.49	17	60	0.53-j1.4	42.5-j54



Test circuit: - 70MHz (class B)



- L1 = 3 turns of enamelled copper wire (1.5mm) 93nH; int.dia.10mm, length 8mm, leads  $2 \times 5$ mm.
- L2 = 5 turns of enamelled copper wire (1.5mm) 147nH; int. dia. 9mm, length 14mm, leads  $2 \times 5$ mm.
- L3 = 4 turns of enamelled copper wire (1.5mm) 118nH; int. dia. 9mm, length 10.5mm, leads  $2 \times 5mm$ .
- L4 = Ferroxcube choke

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.


#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

The Service Department Mullard Limited 2 New Road Mitcham Junction Surrey. CR4 4XY. Silicon n-p-n planar epitaxial transmitting transistor in a plastic stripline package, for use in s.s.b. and c.w. equipment with a 28V supply, operating in the v.h.f. band. The BLX14 is rated at 50W P.E.P. in the frequency range 1.6 to 28MHz (intermodulation better than 30dB down, full load mismatch permissible at stud temperatures up to 70°C) and at 50W for frequencies up to 70MHz in the c.w. operation.

	QUICK REFERENCE DATA										
	Operation	Class	v <sub>CC</sub> (v)	f (MHz)	P L (W)	G <sub>p</sub> (dB)	d <sub>3</sub> (dB)	I <sub>CZS</sub>			
_	s.s.b.	Α	28	1.6 to 28	15(P.E.P.)	> 13	typ40	2.0			
	s.s.b.	AB	28	1.6 to 28	7.5 to 50 (P.E.P.)	>13	< -30	0.1			
	c.w.	В	28	70	50	>7.5					
	c.w.	В	28	30	50	typ.16					

#### OUTLINE AND DIMENSIONS



Torque on nut:

23kg cm (2.3N m) min.

27kg cm (2.7N m) max.

Diameter of clearance hole in heatsink: 6.5mm max.

Note: Do not chamfer the edges of the mounting holes when removing burrs.

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical


V <sub>CBOM</sub> max.	85	v
$V_{CERM}$ max. $(R_{BE} = 10\Omega)$	85	v
V <sub>CEO</sub> max.	36	v
V <sub>EBO</sub> max.	4.0	v
I <sub>C(AV)</sub> max.	4.0	Α
$I_{CM}$ max. (f > 1MHz)	12	Α
$P_{\text{tot}}^{\text{max.}} (T_{\text{h}} \leq 25^{\text{O}}\text{C}, \text{ f} > 1\text{MHz})$	88	W


#### Temperature

T	-65 to +200	°C
stg T <sub>.</sub> max.	200	°C

#### THERMAL CHARACTERISTICS

R <sub>th(j-mb)</sub>	1.8	degC/W
R <sub>th(mb-h)</sub>	0.2	degC/W







# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR


## BLX14

ELECTRICAL CHARACTERISTICS (T $_{i}$  = 25 $^{\circ}$ C unless otherwise stated)

	, 1	Min.	Typ.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage open emitter, $I_{C}^{-25mA}$	85	-	-	v
V <sub>(BR)CER</sub>	Collector-emitter breakdown voltage $R_{BE} = 10\Omega$ , $I_{C} = 25mA$	85	-	-	v
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage open base, $I_C^{=50 \text{mA}}$	36	-	-	V.
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage open collector, $I_E = 10 \text{mA}$	4.0	-	-	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 0.7A$ , $I_B = 0.14A$	-	-	1.0	v
E	Transient energy $L=25 mH$ , $f=50 Hz$ open base $-V_{BE}=1.5 V$ , $R_{BE}=33 \Omega$	8.0 8.0	- -	- -	mWs mWs
$^{ m h}_{ m FE}$	Static forward current transfer ratio $I_C = 1.4A$ , $V_C E = 6V$	15	-	100	
f <sub>T</sub>	Transition frequency $I_C = 3.0A$ , $V_{CE} = 10V$	-	250	-	MHz
$^{\mathrm{C}}_{\mathrm{Tc}}$	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 30V$ , $f = 1MHz$	-	115	125	рF
-C <sub>re</sub>	Feedback capacitance $I_C = 100 \text{mA}, V_{CE} = 28 \text{V}, \text{ f} = 1 \text{MHz}$	-	90	_	pF
c <sub>cs</sub>	Collector-stud capacitance	-	3.5	-	pF







#### APPLICATION INFORMATION

R.F. performance in S.S.B. operation (linear power amplifier)


$$V_{CC} = 28V; T_h \text{ up to } 25^{\circ}C$$
  
 $f_1 = 28.000 \text{MHz}; f_2 = 28.001 \text{MHz}$ 

Output power	G <sub>p</sub>	$^{\eta}_{ m dt}$	d <sub>3</sub> †	d <sub>5</sub> †	I <sub>CZS</sub>	$I_{C}$	Class
(W)	(dB)	(%)	(dB)	(dB)	(A)	(A)	
7.5 to 50 (P.E.P.)	>13	> 35	<-30	<-30	0.1	< 2.55	AB

At temperatures up to  $90^{\circ}$ C the output power relative to that at  $25^{\circ}$ C is diminished by a factor of  $-40 \,\mathrm{mW/degC}$ .


The transistor is designed to withstand a full load mismatch operating under 50W P.E.P. at  $V_{CC}^{=28V}$  and  $T_h^{=70}$  C.


Test circuit: - Class A-B





- L1 = 3 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 7mm, leads 50mm (total).
- L2 = 7 turns of enamelled copper wire (0.7mm);  $60\mu$ H.
- L3 = 4 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia.
- IA = 7 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 12mm.

† Maximum values encountered at any level of drive refer to the amplitude of either of the two equal tones at that level.









#### S.S.B. class AB operation

$$P_{L} = 50W P. E. P.$$

$$v_{CC} = 28V$$


$$I_{C} = 100 \text{mA}$$


$$Z_{L} = 6.25\Omega$$

$$T_h = 25^{\circ}C$$

#### Curves

- 1. This curve applies to a push-pull amplifier with cross neutralisation. Collector-base neutralising capacitor = 82pF.
- 2. This curve applies to an un-neutralised amplifier:





#### S.S.B. class AB operation

$$P_L$$
 = 50W P. E. P.  $Z_L$  = 6.25 $\Omega$   
 $V_{CC}$  = 28V  $T_h$  = 25°C  
 $I_C$  = 100mA

The upper curve applies to a push-pull amplifier with cross neutralisation. Collector-base neutralising capacitor = 82pF

The lower curve applies to an un-neutralised amplifier.




R.F. performance in S.S.B. operation (linear power amplifier)

$$V_{CC} = 28V$$
,  $T_h$  up to  $25^{\circ}C$ ,  $f_1 = 28.000 MHz$ ,  $f_2 = 28.001 MHz$ 


Output	G <sub>p</sub>	$\eta_{ ext{dt}}$	d <sub>3</sub> †	d <sub>5</sub> †	I <sub>C</sub>	Class
(W)	(dB)	(%)	(dB)	(dB)	(A)	0
15 P.E.P.	>13	-	typ40	typ45	2.0	A


† See note on page 5.

Test circuit: - Class A



- L1 = 3 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 7mm leads 50mm (total).
- L2 = 7 turns of enamelled copper wire (0.7mm);  $60\mu$ H.
- L3 = 4 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 10mm.
- LA = 7 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia.
  12mm.






#### R. F. performance in c.w. operation (class B)

$$V_{CC} = 28V$$
,  $T_h$  up to  $25^{\circ}C$ 

f (MHz)	PDR (W)	P (W)	I <sub>C</sub> (A)	G p (dB)	η (%)		Y <sub>L</sub> (mA/V)
70	< 8.9	50	< 3.25	>7.5	>55	1.0 +j0.2	115-j77
50	typ. 4	50	typ. 3.25	typ. 11	typ. 55	0.9 -j0.5	104-j85
30	typ. 1.2	50	typ. 3.25	typ. 16	typ. 55	0.75-j1.6	89-j101


At temperatures up to  $90^{\circ}$ C the output power relative to that at  $25^{\circ}$ C is diminished by a factor of  $-40\,\text{mW/degC}$ .


Test circuit: - f = 70MHz




- L1 = 60mm of straight enamelled copper wire (1.5mm); 9mm above chassis
- L2 = FXC choke coil
- L3 = 2 turns of enamelled copper wire (1.5mm); winding pitch 2mm; int.dia.10mm, leads 55mm (total)
- L4 = 3 turns of enamelled copper wire (1.5mm); winding pitch 2.5mm; int. dia. 10mm, leads 50mm (total)


The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.








Test circuit: - f=50MHz




L1 = 1 turn of enamelled copper wire (1.5mm); int.dia. 10mm; leads 40mm (total)


L2 = 4 turns of enamelled copper wire (1.5mm); int.dia. 12mm; leads 40mm (total)

L3 = FXC choke coil







Test circuit: - f = 30MHz



- L1 = 2 turns of enamelled copper wire (1.5mm); winding pitch 2mm; int.dia.10mm; leads 60mm (total)
- L2 = 7 turns of enamelled copper wire (0.7mm);  $60\mu$ H
- L3 = 4 turns of enamelled copper wire (1.5mm); winding pitch 2mm; int.dia.10mm; leads 50mm (total)
- IA = 6 turns of enamelled copper wire (1.5mm); winding pitch 2mm; int.dia.12mm;
  leads 50mm (total)





#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT
MULLARD LIMITED
2 NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4 XY.

Silicon n-p-n transistor, mounted in a TO-39 envelope, for v.h.f./u.h.f. mobile applications. With a supply voltage of 13.8V and a signal frequency of 470MHz, the BLX65 will produce typically 2.0W output into a  $50\Omega$  load.

			QUICK REFER	ENCE DAT	`A		
v <sub>CC</sub> (V)	f (MHz)	P <sub>DR</sub> (W)	$P_{L}$ into $50\Omega$ (W)	η (%)	T <sub>c</sub> (°C)	Circuit	
12.5	470	0,5	2.0 min.	65 min.	25	Un-neutralised	
13.8	470	0.4	2.0 typ.	66 typ.	25	common-emitter	
12.5	175	0.12	2.0 typ.	75 typ.	25	class B	

#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO -3/SB3 -3B J. E. D. E. C. TO -39



Collector connected to case

The maximum lead diameter is guaranteed only for 12.7mm

#### **RATINGS**

Limiting values of operation according to the absolute maximum system.

	_	
- 121	ectrica	ι


V <sub>CBOM</sub> max.	36	v
$V_{CESM}$ max. $(R_{BE} = 0)$	36	v
V <sub>CEO</sub> max.	18	v
V <sub>EBO</sub> max.	4.0	v
I <sub>C</sub> max.	0.7	Α
$I_{CM}$ max. $(f \ge 10MHz)$	2.0	Α
$P_{tot}$ max. (f $\geq 10$ MHz, $T_c \leq 90^{\circ}$ C)	3.0	w
See also graph on page 3		


#### Temperature


T stg	-65 to +150	°C
sig		


### ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}$ C unless otherwise stated)

_						
		j	Min.	Тур.	Max.	
	V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_{C} = 10 mA$	36	-	-	v
	V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_C$ = $10 \mathrm{mA}$ , $R_{BE}$ = $0$	36	-	-	V
	V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage $I_{C} = 25 mA$	18	-	-	v
	V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 1.0 \text{mA}$	4.0	-	-	v
	V <sub>CE(sat)</sub>	Collector emitter saturation voltage $I_C = 100 mA$ , $I_B = 20 mA$	-	0. 1	-	v
	<sup>h</sup> FE	Static forward current transfer ratio $I_C = 100 mA$ . $V_{CE} = 5.0 V$	10	40	-	
	$f_{T}$	Transition frequency $I_C = 200 mA$ , $V_{CE} = 5.0 V$ , $f = 500 MHz$	-	1400	- 1	МНz
	C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	6.5	9.0	pF









#### APPLICATION INFORMATION

R.F. Performance in c.w. operation ( $T_c = 25^{\circ}C$ )

V <sub>CC</sub> (V)	f (MHz)	P <sub>DR</sub>	P <sub>L</sub> into 50Ω (W)	η (%)	 i (Ω)	YL (mmho)
12.5	470	0.5	2.0 min.	65 min.	-	-
13.8	470	0.4	2.0 typ.	66 typ.	5 + j10	16 - j50
12.5	175	0. 12	2.0 typ.	75 typ.	-	-

At  $P_{L}$  = 2.0W and  $V_{\rm CC}$  = 12.5V, the output power at case temperatures between 25 and 90°C relative to that at 25°C is diminished typically by 5mW/°C.

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 16.5V$$
  $f = 470MHz$ 

$$f = 470MHz$$


$$T_c = 70^{\circ}C$$

$$P_{DR} = P_{DR} \text{ nom. } +20\%.$$

Where  $P_{DR}$  nom. =  $P_{DR}$  for 1.4W transistor output into  $50\Omega$ 

load at 
$$V_{CC} = 13.8V$$
.

#### 470MHz Amplifier circuit



Component values for 470MHz amplifier circuit

C1 = C2 = C4 = C5 = 1.8 to 18pF film dielectric trimmer capacitors

C3 = 22pF disc ceramic capacitor

C6 = 10nF ceramic capacitor

 $C7 = 0.1 \mu F$  disc ceramic capacitor

C8 = 4nF feed-through capacitor

L1 = 1 turn of 1mm copper wire, int. dia. 5mm, lead length <1mm

 $L2 = 0.22\mu H$  choke


L3 = 1 turn of 1mm copper wire, int. dia. 7mm, lead length 2mm

L4 = 1 turn of 1mm copper wire, int. dia. 5mm, lead length 2mm

 $R = 10\Omega - carbon$ 

Component layout on 1.5mm single copper clad fibre-glass board


Dimensions of the board: - 80 × 40mm




#### Shaded area copper


To obtain the specified gain performance, the emitter lead length should not exceed 1.6mm.

**Mullard** 





TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER




#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The transistor is suitable for use with unstabilised supply voltages. The above graph has been derived from an evaluation of the performance of transistors matched up to 2.5 watts load power in the circuit on page 6, and subsequently subjected to various voltage overloads and mismatch conditions with v.s.w.r. up to 50: 1 at a heatsink temperature of  $70^{\circ}$ C. This indicates a restriction to the load power matched under nominal conditions with varying supply voltages and v.s.w.r. in the recommended circuit.

#### APPLICATION INFORMATION

175MHz Amplifier circuit



D2582

Component values for 175MHz amplifier circuit

C1 = C4 = 0 to 60pFC2 = C3 = 0 to 30pF

concentric trimmer capacitors

 $C5 = 0.25\mu F$  disc ceramic capacitor


C6 = 4nF feed-through capacitor

L1 = 25mm straight 1.2mm copper wire. Height above board = 3mm

L2 = 3 turns of 0.5mm copper wire on Ferrite FX1115


- L3 = 5 turns of 1.2mm copper wire, int. dia. 10 mm, close wound, lead length 5 mm
- L4 = 3 turns of 1.2mm copper wire, int. dia. 10 mm, close wound, lead length 5 mm
- $R = 10\Omega$  carbon


Component layout on 1.5mm single copper clad fibre-glass board Dimensions of the board  $80\times40\text{mm}$ 



Shaded area copper

To obtain the specified gain performance, the emitter lead length should not exceed 1.6mm.






TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER

Mullard

Silicon n-p-n transistor for v.h.f./u.h.f. mobile applications. The device is mounted in a plastic, studless, capstan strip-line encapsulation. With a supply voltage of 13.8V and a signal frequency of 470MHz, the BLX66 will produce typically 2.5W output into a  $50\Omega$  load.

	QUICK REFERENCE DATA								
	V <sub>CC</sub>	f (MHz)	P DR (W)	P <sub>L</sub> into 50Ω (W)	η (%)	T mb (°C)	Circuit		
1	12.5	470	0.35	2.5 min.	65 min.	25			
	13.8	470	0.28	2.5 typ.	75 typ.	25	Un-neutralised		
İ	13.8	470	0. 15	1.5 typ.	65 typ.	25	common-emitter class B		
1	12.5	175	0.03	3.0 typ.	84 typ.	25	•		

OUTLINE AND DIMENSIONS



All dimensions in mm

D3419

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max.	36	V
$V_{CESM}$ max. $(R_{BE} = 0)$	36	V
V <sub>CEO</sub> max.	18	V
V <sub>EBO</sub> max.	4.0	V
I <sub>C</sub> max.	0.7	Α
$I_{CM}$ max. $(f \ge 10MHz)$	2.0	Α
$P_{tot}$ max. $(f \ge 10MHz, T_{mb} \le 90^{\circ}C)$	4.0	w
See also graph on page 3		


#### Temperature


 $T_{\text{stg}}$  -65 to +150  $^{\circ}\text{C}$ 

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}$ C unless otherwise stated)


	,	Min.	Тур.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_{C} = 10 \text{mA}$	36	-	-	v
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_{C}$ = 10mA, $R_{BE}$ = 0	36	-	-	v
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage $I_{\text{C}} = 25 \text{mA}$	18	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 1.0 \text{mA}$	4.0	-	-	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_{C}$ = 100mA, $I_{B}$ = 20mA	-	0. 1	-	v
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 100 mA$ , $V_{CE} = 5.0 V$	10	40	-	
*f <sub>T</sub>	Transition frequency $I_{C} = 200 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 500 \text{MHz}$	-	1400	-	MHz
$^{\mathrm{C}}$ Tc	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	6, 5	9.0	pF


<sup>\*</sup>Derived from the 'S' parameters measured at f = 500MHz,  $T_{amb} = 25^{\circ}C$ 





Mullard





#### APPLICATION INFORMATION

R.F. performance in c.w. operation  $(T_{mb} = 25^{\circ}C)$ 

V <sub>CC</sub>	f (MHz)	P <sub>DR</sub>	P <sub>L</sub> into 50Ω (W)	η (%)		Y L (mmho)
12.5	470	0.35	2.5 min.	65 min.	-	-
13.8	470	0.28	2.5 typ.	75 typ.	2.5+j4.5	23 - j35
13.8	470	0. 15	1.5 typ.	65 typ.	-	-
12.5	175	0.03	3.0 typ.	84 typ.	2.4-j3.8	35-j40

At  $P_L$  = 2.5W and  $V_{\rm CC}$  = 12.5V, the output power at mounting-base temperatures between 25 and  $90^{\rm o}C$  relative to that at  $25^{\rm o}C$  is diminished typically by  $5 {\rm mW/^oC}$ .

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 16.5V$$
,


$$f = 470 MHz,$$

$$T_{mb} = 70^{\circ}C$$

$$P_{DR} = P_{DR} \text{ nom. } +20\%$$

Where  $P_{DR}$  nom. =  $P_{DR}$  for 2.5W transistor output into a  $50\Omega$ load at  $V_{CC} = 13.8V$ .

#### 470MHz Amplifier circuit




#### Component values for 470MHz amplifier circuit


- C1 = C2 = C6 = C7 = 1.8 to 18pF film dielectric trimmers
- C3 = C4 = 18pF disc ceramic capacitors
- C5 = 4nF feed-through capacitor
- $C8 = 0.1 \mu F$  disc ceramic capacitor
- L1 = 1 turn of 1.2mm copper wire, int. dia. 6mm, lead length < 1mm
- $L2 = 1\mu H$  choke
- L3 = 30mm of straight 2mm copper wire. Height above board = 2mm
- L4 = 2 turns of 0.5mm copper wire, int. dia. 3mm, close wound, lead length = 8mm
- $R = 10\Omega carbon$


#### Component layout on 1.5mm double copper clad fibre-glass board

Dimensions of the board: - 110 × 50mm




Shaded area copper Underside area completely copper clad





TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The transistor is suitable for use with unstabilised supply voltages. The above graph has been derived from an evaluation of the performance of transistors matched up to 3 watts load power in the circuit on page 6, and subsequently subjected to various voltage overloads and mismatch conditions with v.s.w.r. up to 50: 1 at a heatsink temperature of 70°C. This indicates a restriction to the load power matched under nominal conditions with varying supply voltages and v.s.w.r. in the recommended circuit.



#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

Silicon n-p-n transistor for v.h.f./u.h.f. mobile applications. The device is mounted in a plastic, capstan strip-line encapsulation. With a supply voltage of 13.8V and a signal frequency of 470 MHz, the BLX67 will produce typically 3W output into a  $50 \Omega$  load.

	QUICK REFERENCE DATA								
	V <sub>CC</sub>	f (MHz)	P <sub>DR</sub> (W)	P <sub>L</sub> into 50Ω (W)	η (%)	T <sub>h</sub>	Circuit		
1	12.5	470	0.35	2.5 min.	65 min.	25	Un-neutralised		
	13.8	470	0.35	3.0 typ.	79 typ.	25	common-emitter		
ļ	13.8	470	0. 15	1.5 typ.	65 typ.	25	class B		
l	12.5	175	0.03	3.0 typ.	84 typ.	25			

#### OUTLINE AND DIMENSIONS



#### ACCESSORIES

Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm)

max. 0.85Nm (8.5kg cm)

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

<sup>V</sup> CBOM	max.		36		V
V <sub>CESM</sub>	max. $(R_{BE} \approx 0)$		36		v
V <sub>CEO</sub> n	nax.		18		v
V <sub>EBO</sub> m	nax.		4.0		v
IC max.			0.7		Α
I <sub>CM</sub> ma	$x. (f \ge 10MHz)$		2.0		A
P ma:	x. $(f \ge 10 \text{MHz}, T_h \le 90^{\circ} \text{C})$		4.5		W
See also	graph on page 3				
Temperatu	re				
$T_{stg}$		-65 to	+150	°C	
	HARACTERISTICS ( $T_i = 25^{\circ}$ C unless ot	herwise s	stated)		
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage I <sub>C</sub> = 10mA	Min. 36	Тур <b>.</b> -	Max.	v
V(BR)CES	$ \begin{array}{l} Collector\text{-emitter breakdown voltage} \\ I_{C} = 10mA, \ R_{BE} = 0 \end{array} $	36	-	-	v
V(BR)CEO	Collector -emitter breakdown voltage I <sub>O</sub> = 25mA	18	-	-	v

V <sub>(BR)EBO</sub>	Emitter -base breakdown voltage $I_E \approx 1.0 \text{mA}$	4.0	-	-	
V <sub>CE(sat)</sub>	Collector -emitter saturation voltage		0.1		

CE(sat) 
$$I_C = 100 \text{mA}$$
,  $I_B = 20 \text{mA}$  - 0.1 -   
 $h_{FE}$  Static forward current transfer ratio  $I_C = 100 \text{mA}$ ,  $V_{CE} = 5.0 \text{V}$  10 40 -


\*f<sub>T</sub> Transition frequency 
$$I_C = 200 \text{mA}, V_{CE} = 5.0 \text{V}, f = 500 \text{MHz}$$
 - 1400 - MHz


$$C_{Tc}$$
 Collector capacitance  $V_{CB} = 10V$ ,  $I_E = I_e = 0$ ,  $f = 1.0MHz$  - 6.5 9.0 pF


Ccs Collector-stud capacitance 2.0 pF


<sup>\*</sup>Derived from the 'S' parameters measured at f = 500MHz,  $T_{amb} = 25^{\circ}C$ 

# N-P-N SILICON PLANAR V.H.F./U.H.F. TRANSISTOR









#### APPLICATION INFORMATION

R.F. performance in c.w. operation ( $T_h = 25^{\circ}C$ )

V <sub>CC</sub> (V)	f (MHz)	P <sub>DR</sub>	P <sub>L</sub> into 50Ω (W)	η (%)	$\frac{\overline{z}_{i}}{(\Omega)}$	YL (mmho)
12.5	470	0.35	2.5 min.	65 min.	-	-
13.8	470	0.35	3.0 typ.	79 typ.	3+j5	27-j38
13.8	470	0.15	1.5 typ.	65 typ.	-	-
12.5	175	0.03	3.0 typ.	84 typ.	2.4-j3.8	35-j40

At  $P_L$  = 2.5W and  $V_{CC}$  = 12.5V, the output power at heatsink temperatures between 25 and 90°C relative to that at 25°C is diminished typically by 5mW/°C.

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions:

$$V_{CC} = 16.5V$$
,

$$f = 470MHz$$

$$T_{h} = 70^{\circ} C$$


at any phase

$$P_{DR} = P_{DR} \text{ nom. } +20\%$$

Where  $\rm P_{DR}$  nom. =  $\rm P_{DR}$  for 2.5W transistor output into a  $50\Omega$  load at  $\rm V_{CC}$  = 13.8V.

#### APPLICATION INFORMATION (contd.)

#### 470MHz Amplifier circuit




#### Component values for 470MHz amplifier circuit


- C1 = C2 = C6 = C7 = 1.8 to 18pF film dielectric trimmers
- C3 = C4 = 18pF disc ceramic capacitors
- C5 = 4nF feed-through capacitor
- C8 = 0.  $1\mu$ F disc ceramic capacitor
- L1 = 1 turn of 1.2mm copper wire, int. dia. 6mm, lead length <1mm
- $L2 = 1\mu H$  choke
- L3 = 30mm of straight 2mm copper wire. Height above board = 2mm
- L4 = 2 turns of 0.5mm copper wire int. dia. 3mm, close wound, lead length = 8mm
- $R = 10\Omega$  carbon


#### Component layout on 1.5mm double copper clad fibre-glass board

Dimensions of the board: - 110 × 50mm




Shaded area copper Underside area completely copper clad





TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The transistor is suitable for use with unstabilised supply voltages. The above graph has been derived from an evaluation of the performance of transistors matched up to 4 watts load power in the circuit on page 6, and subsequently subjected to various voltage overloads and mismatch conditions with v.s.w.r. up to 50: 1 at a heatsink temperature of  $70^{\circ}$ C. This indicates a restriction to the load power matched under nominal conditions with varying supply voltages and v.s.w.r. in the recommended circuit.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.


The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

N-P-N epitaxial planar transistor intended for use in class A, B and C operated mobile, industrial and military transmitters with a supply voltage of 13.5 V. The transistor is resistance stabilized. Every transistor is tested under severe load mismatch conditions with a supply overvoltage to 16.5 V. It has a capstan envelope with a moulded cap. All leads are isolated from the stud.

	QUICK REFERENCE DATA										
R:F. perf	R.F. performance up to $T_{mb} = 25$ °C in an unneutralised common-emitter class B circuit.										
Mode of operation	V <sub>CC</sub> (V)	f (MHz)	Ps (W)	PL (W)	IC (A)	Gp (dB)	η (%)	$\overline{z_i}$ ( $\Omega$ )	Y <sub>L</sub> (mA/V)		
c.w.	13,5	470	< 8	20	< 2.28	> 4	> 65	1.1 + j4.9	190-j45		
c.w.	12.5	470	< 6.8	17	< 2.09	> 4	> 65	l	l		

#### **MECHANICAL DATA**

Dimensions in mm



Torque on nut: min. 7.5 kg cm
(0.75 Newton metres)
max. 8.5 kg cm
(0.85 Newton metres)


Diameter of clearance hole in heatsink: max. 4.17 mm.


Mounting hole to have no burrs at either end. De-burring must leave surface flat; do not chamfer or countersink either end of hole.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

#### Voltages

Collector-base voltage (open emitter)				
peak value	$V_{CBOM}$	max.	36	V
Collector-emitter voltage (open base)	$v_{CEO}$	max.	18	v
Emitter-base voltage (open collector)	$v_{EBO}$	max.	4	V
Currents				
Collector current (average)	$I_{C(AV)}$	max.	3.5	Α
Collector current (peak value) $f > 1 \text{ MHz}$	$I_{\text{CM}}$	max.	10	Α
Power dissipation				
Total power dissipation up to $T_h = 25$ $^{\circ}C$ $f > 1$ MHz	P <sub>tot</sub>	max.	50	W





### Temperature

Storage temperature Operating junction temperature

### THERMAL RESISTANCE

From junction to mounting base From mounting base to heatsink


$T_{stg}$	-30 to	+200	oС
Tj	max.	200	°C


$$R_{th j-mb} = 2.9$$
 °C/W  
 $R_{th mb-h} = 0.6$  °C/W

### N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

## **BLX69**

CHARACTERISTICS	$T_j = 25  ^{\circ}\text{C}$ unless o	ther w	ise spe	cified
Breakdown voltages				
Collector-base voltage open emitter, $I_C = 25 \text{ mA}$	V(BR)CBO	>	36	v
Collector-emitter voltage open base, IC = 25 mA	V(BR)CEO	>	18	v
Emitter-base voltage open collector; I <sub>E</sub> = 10 mA	V <sub>(BR)EBO</sub>	>	4	v
Transient energy				
L = 25  mH; f = 50  Hz				
open base	E	>	3.1	mWs
$-V_{BE} = 1.5 \text{ V}; R_{BE} =$	33 Ω E	>	3.1	mWs
D.C. current gain		>	10	
$I_C = 1 A$ ; $V_{CE} = 5 V$	$^{ m h}_{ m FE}$	typ.	30	
Transition frequency				
$I_C = 2 A$ ; $V_{CE} = 10 V$	$f_{\overline{T}}$	typ.	1.0	GHz
Collector capacitance at f = 1 MHz				
$I_E = I_e = 0; V_{CB} = 15 \text{ V}$	$C_{\mathbf{c}}$	typ.	55 70	pF pF
Feedback capacitance			70	ρı
$I_C$ = 100 mA; $V_{CE}$ = 15 V	-C <sub>re</sub>	typ.	32	pF
Collector -stud capacitance	$c_{\mathtt{cs}}$	typ.	2	pF






#### APPLICATION INFORMATION

 $\underline{R.\,F.\,performance\,in\,\,c.\,w.\,operation}\,(unneutralised\,\,common\,\text{-emitter}\,\,class\,\,B\,\,ciruit)$ 

Tmb up to 25 °C

f (MHz)	V <sub>CC</sub> (V)	$P_{S}(W)$	P <sub>L</sub> (W)	I <sub>C</sub> (A)	Gp (dB)	n (%)	$\overline{z_i}$ ( $\Omega$ )	$\overline{Y_L}$ (mA/V)
470	13.5	< 8	20	< 2.28	> 4	> 65	1.1 + j4.9	190-j45
		< 6.8		< 2.09				
175	12.5	typ. 1.35	17	typ. 2.3	typ. 11	typ. 60	1.5 + j0.6	170-j57

Test circuit for 470 MHz:



#### List of components:

C1=C2=C7=C8=1.8 to 9.0 pF film dielectric trimmer

C3=C4= 15 pF chip capacitor

C5= 100 pF feed through capacitor C6= 33 nF polyester capacitor

R1=  $1 \Omega$ R2=  $10 \Omega$ 

L1 = strip-line (41.1 mm x 5.0 mm)

L2=13 turns closely wound enamelled Cu wire (0.5 mm); int.diam. 4.0 mm (0.32 μH)

L3= 2 turns Cu wire (1 mm); winding pitch 1.5 mm; int. diam. 4 mm; leads 2x5 mm

L4= strip-line (52.7 mm  $\times$  5.0 mm)

L5=ferroxcube choke coil. Z (at f = 250 MHz) =  $400 \Omega \pm 20 \%$ 


L1 and L4 are strip lines on a double Cu clad print plate with tefton fibre glass dielectric

 $(\epsilon_r = 2.74)$ ; thickness 1.45 mm


Component lay-out for 470 MHz: see page 6

### APPLICATION INFORMATION (continued)

Component lay-out and printed circuit board for 470 MHz test circuit.



The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallised to serve as earth. Earth connections are made by means of hollow rivets.



The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

## N-P-N SILICON PLANAR EPITAXIAL U.H.F. TRANSISTOR

BLX69

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT
MULLARD LIMITED
2.NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4XY.


#### TENTATIVE DATA

Silicon n-p-n transistor designed for u.h.f. operation in class A,B or C with frequencies up to IGHz. The device is mounted in a plastic, capstan, strip-line encapsulation.

With a supply voltage of 28V and a signal frequency of 470MHz, the BLX91 will produce 1.0W output into a  $50\Omega$  load.

	QUICK REFERENCE DATA										
V <sub>CC</sub>	f (MHz)	P <sub>DR</sub>	P <sub>L</sub> into 50Ω (W)	η (%)	T <sub>h</sub>	Circuit					
28	470	0. 08	1.0 min.	50 min.	25	Un-neutralised common-emitter					
28	470	0.08	1.45 typ.	60 typ.	25	class B					

#### OUTLINE AND DIMENSIONS



#### ACCESSORIES

Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm) max. 0.85Nm (8.5kg cm) O 3370


Limiting values of operation according to the absolute maximum system.


#### Electrical

V <sub>CBOM</sub> max.	65	V
$V_{CESM}^{max}$ ( $R_{BE} = 0$ )	65	V
V <sub>CEO</sub> max.	33	V
V <sub>EBO</sub> max,	4.0	V
I max.	400	mA
$I_{CM}^{max}.  (f \ge 10MHz)$	800	mA
$P_{\text{tot}}$ max. $(f \ge 10 \text{MHz}, T_h \le 70^{\circ} \text{C})$ see also graphs below	4.0	W

#### Temperature

Т		0
stg	-65 to +150	°C






## N-P-N SILICON PLANAR U.H.F. TRANSISTOR


BLX91

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)


		Min.	Typ.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_{C} = 10 \text{mA}$	65	-	~	V
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_C = 10$ mA, $R_{BE} = 0$	65	-	-	v
V(BR)CEO	Collector-emitter breakdown voltage $I_{C} = 25mA$	33	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 1.0 \text{mA}$	4.0	-	-	v
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 100 \text{mA}$ , $V_{CE} = 5.0 \text{V}$	10	35	-	
$^*f_T$	Transition frequency $I_C = 50 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 500 \text{MHz}$	-	1200	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	3.5	-	pF
C <sub>Te</sub>	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	-	11	-	pF
Ccs	Collector-stud capacitance	-	2.0	-	pF


<sup>\*</sup>Derived from the 's' parameters measured at f = 500 MHz,  $T_{amb} = 25^{\circ}C$ 






TYPICAL VARIATION OF INPUT REFLECTION COEFFICIENT AND FEEDBACK COEFFICIENT WITH FREQUENCY







TYPICAL VARIATION OF FORWARD TRANSFER COEFFICIENT WITH FREQUENCY AND EMITTER CURRENT



TYPICAL VARIATION OF OUTPUT REFLECTION COEFFICIENT WITH FREQUENCY





#### APPLICATION INFORMATION

R. F. Performance in c.w. operation  $(T_h = 25^{\circ}C)$ 

V <sub>CC</sub>	f (MHz)	P <sub>DR</sub>	P <sub>L</sub> into 50Ω (W)	n (%)	_i (Ω)	Y L (mmho)
24	470	0.05	0.85 typ.	53 typ.	-	-
28	470	0.08	1.0 min.	50 min.	-	-
28	470	0.08	1.45 typ.	60 typ.	1.4 +j1.6	3.7-j22
28	1000	0.40	1.4 typ.	50 typ.	-	-


At  $P_L$  = 1.0W and  $V_{\rm CC}$  = 28V, the output power at heatsink temperatures between 25 and  $90^oC$  relative to that at  $25^oC$  is diminished typically by  $2mW/^oC$ .

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 28V$$
  $f = 470MHz$   $T_{h} = 90^{\circ}C$ 

$$P_{t} = 1.2W$$
 V.S.W.R. = 50: 1 at any phase

#### 470MHz amplifier circuit




The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

#### APPLICATION INFORMATION (contd.)

Component values for 470MHz amplifier circuit.


- C1 = C2 = C5 = 1.8 to 18pF film-dielectric trimmer capacitors.
- C3 = C4 = 18pF disc ceramic capacitors.
- C6 = 1.0 to 9.0pF film-dielectric trimmer capacitors.
- C7 = 1000pF feed-through capacitor.
- $C8 = 0.1 \mu F$  ceramic capacitor.
- L1 = 1 turn of 1.2mm Cu wire, internal diameter 5mm, lead length = 2mm.
- $L2 = 0.47\mu H$  choke.
- L3 = 5 turns of 0.5mm Cu wire, internal diameter 4mm, lead length = 5mm, close wound.
- L4 = 4 turns of 1.2mm Cu wire, internal diameter 6.5mm, leadlength = 4mm, close wound.
  - $R = 10\Omega$  carbon.

Component layout on 1.5mm double copper clad fibre glass board




Shaded area copper

Underside area completely copper clad



TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER

APPLICATION INFORMATION (contd.)



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The above graph has been derived from an evaluation of the performance of transistors matched up to 1.6 watts load power in the test amplifier on Page 7 and subsequently subjected to various mismatch conditions at 28V with V.S.W.R. up to 50:1 and elevated heatsink temperatures. This indicates a restriction to the load power matched under nominal conditions in the recommended test configuration.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.

#### TENTATIVE DATA

Silicon n-p-n transistor designed for u.h.f. operation in class A, B or C with frequencies up to 1GHz. The device is mounted in a plastic, capstan, strip-line encapsulation.

With a supply voltage of 28V and a signal frequency of 470MHz, the BLX92 will produce 2.5W output into a  $50\Omega$  load.

	QUICK REFERENCE DATA											
v <sub>CC</sub>	f	P <sub>DR</sub>	P <sub>L</sub> into 50Ω	η	T <sub>h</sub>	Circuit						
(V)	(MHz)	(W)	(W)	(%)	(°C)	Girean						
24	470	0.2	2.4 typ.	70 typ.	25							
28	470	0.2	2.5 min.	60 min.	25	Un-neutralised common-emitter						
28	470	0.2	3.0 typ.	66 typ.	25	class B						
28	1000	0.7	2.5 typ.	50 typ.	25							



#### ACCESSORIES

Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm) max. 0.85Nm (8.5kg cm) D 3370

#### RATINGS

Limiting values of operation according to the absolute maximum system.


#### Electrical


V <sub>CBOM</sub> max.		65	V
V <sub>CESM</sub> max.	$(R_{BE} = 0)$	65	v
V <sub>CEO</sub> max.		33	v
V <sub>EBO</sub> max.		4.0	v
I <sub>C</sub> max.		0.7	A
I <sub>CM</sub> max.	$(f \ge 10MHz)$	2.0	Α
P max.	$(f \ge 10MHz, T_h \le 70^{\circ}C)$	6.0	w

See also graphs below

#### Temperature

$$T_{stg}$$
 -65 to +150  $^{\circ}C$ 






## N-P-N SILICON PLANAR U.H.F. TRANSISTOR

ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)

		Min.	Тур.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 10 \text{mA}$	65	-	-	V
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_{C} = 10 mA$ , $R_{BE} = 0$	65	-	-	v
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage $I_{\text{C}} = 25\text{mA}$	33	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 1.0 \text{mA}$	4.0	-	-	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 100\text{mA}$ , $I_B = 20\text{mA}$	-	0.17	-	v
h <sub>FE</sub>	Static forward current transfer ratio $I_{C} = 100 \text{mA}$ , $V_{CE} = 5.0 \text{V}$	10	40	-	
*f <sub>T</sub>	Transition frequency $I_{C} = 100 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 500 \text{MHz}$	-	1200	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	6.5	-	pF
C <sub>Te</sub>	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	-	25	· -	pF
Ccs	Collector-stud capacitance	-	2.0	-	pF


<sup>\*</sup>Derived from the 's' parameters measured at f = 500MHz,  $T_{amb} = 25^{\circ}C$ 



TYPICAL VARIATION OF INPUT REFLECTION COEFFICIENT AND FEEDBACK COEFFICIENT WITH FREQUENCY


## N-P-N SILICON PLANAR U.H.F. TRANSISTOR

0





TYPICAL VARIATION OF FORWARD TRANSFER COEFFICIENT WITH FREQUENCY AND EMITTER CURRENT

100



TYPICAL VARIATION OF OUTPUT REFLECTION COEFFICIENT WITH FREQUENCY





#### APPLICATION INFORMATION

R.F. Performance in c.w. operation  $(T_h = 25^{\circ}C)$ 

v <sub>CC</sub>	f	P <sub>DR</sub>	$P_L$ into $50\Omega$	η	z <sub>i</sub>	$ar{ar{y}}_{ m L}$
(V)	(MHz)	(W)	(W)	(%)	(Ω)	(mmho)
24	470	0.2	2.5 typ.	70 typ.	-	-
28	470	0.2	2.5 min.	60 min.	-	-
28	470	0.2	3.0 typ.	66 typ.	1.6 +j3.4	7.7-j31
28	1000	0.7	2.5 typ.	50 typ.		-


At  $P_{\rm L}$  = 2.5W and  $V_{\rm CC}$  = 28V, the output power at heatsink temperatures between 25 and 90°C relative to that at 25°C is diminished typically by 5mW/°C.

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 28V f = 470MHz$$
  $T_h = 90^{\circ}C$ 

 $P_1 = 2.5W \text{ V.S.W.R.} = 50:1 \text{ at any phase}$ 

#### 470MHz amplifier circuit




The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

#### APPLICATION INFORMATION (contd.)

Component values for 470MHz amplifier circuit.


- C1 = C2 = 1.8 to 18pF film-dielectric trimmer capacitors.
- C3 = C4 = 18pF disc ceramic capacitors.
- C5 = C6 = 1.0 to 9.0pF film-dielectric trimmer capacitors.
- C7 = 1000pF feed-through capacitor.
- $C8 = 0.1 \mu F$  ceramic capacitor.
- L1 = 1 turn of 1.2mm Cu wire, internal diameter 5mm, lead length = 2mm.
- $L2 = 0.47\mu H$  choke.
- L3 = 3 turns of 0.5mm Cu wire, internal diameter 4mm, lead length = 5mm
- L4 = 2 turns of 1.2mm Cu wire, internal diameter 6.5mm, lead length = 4mm

Component layout on 1.5mm double copper clad fibre glass board




Shaded area copper

Underside area completely copper clad



TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER

APPLICATION INFORMATION (contd.)



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The above graph has been derived from an evaluation of the performance of transistors matched up to 3.8 watts load power in the test amplifier on Page 7 and subsequently subjected to various mismatch conditions at 28V with V.S.W.R. up to 50:1 and elevated heatsink temperatures. This indicates a restriction to the load power matched under nominal conditions in the recommended test configuration.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.


#### TENTATIVE DATA

Silicon n-p-n transistor designed for u.h.f. operation in class A, B or C with frequencies up to IGHz. The device is mounted in a plastic, capstan, strip-line encapsulation.

With a supply voltage of 28V and a signal frequency of 470MHz, the BLX93 will produce 7.0W output into a  $50\Omega$  load.

QUICK REFERENCE DATA							
v <sub>CC</sub>	f	P <sub>DR</sub>	$P_L$ into $50\Omega$	η	T <sub>h</sub>	Circuit	
(V)	(MHz)	(W)	(W)	(%)	(°C)		
24	470	1.0	7.0 typ.	70 typ.	25		
28	470	1.0	7.0 min.	60 min.	25	Un-neutralised common-emitter	
28	470	1.0	8.0 typ.	75 typ.	25	class B	
28	1000	1.5	5,0 typ.	45 typ.	25		

#### OUTLINE AND DIMENSIONS



Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm) max. 0.85Nm (8.5kg cm)

D 3 370

#### RATINGS


Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max.		6	5	V
V <sub>CESM</sub> max.	$(R_{BE} = 0)$	6	5	V
V <sub>CEO</sub> max.		33	3	V
VEBO max.		•	4.0	V
I <sub>C</sub> max.			1.0	A
I <sub>CM</sub> max.	$(f \ge 10MHz)$	;	3.0	A
P max.	$(f \ge 10 MHz, T_h \le 70^{\circ}C)$	12	2.5	W
	See also graphs below			

### Temperature

 $T_{\rm stg}$  -65 to +150  $^{
m o}{
m C}$ 




# N-P-N SILICON PLANAR U.H.F. TRANSISTOR

BLX93


ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)

		Min.	Тур.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_{C} = 10 mA$	65	-	<del>.</del>	v
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_C = 10\text{mA}$ , $R_{BE} = 0$	65	-	-	v
V(BR)CEO	Collector-emitter breakdown voltage $I_{C} = 25 \text{mA}$	33	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 1.0 \text{mA}$	4.0	-	-	v
<sup>h</sup> FE	Static forward current transfer ratio $I_{C} = 100 \text{mA}$ , $V_{CE} = 5.0 \text{V}$	10	35	-	
*f <sub>T</sub>	Transition frequency $I_C = 200 \text{mA}$ , $V_{CE} = 5.0 \text{V}$ , $f = 500 \text{MHz}$	-	1200	_	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	14	-	pF
C <sub>Te</sub>	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	-	60	-	pF
Ccs	Collector-stud capacitance	-	2.0	-	pF


<sup>\*</sup>Derived from the 's' parameters measured at f = 500MHz,  $T_{amb}$  =  $25^{\circ} C$ 




TYPICAL VARIATION OF INPUT REFLECTION COEFFICIENT AND FEEDBACK COEFFICIENT WITH FREQUENCY




TYPICAL VARIATION OF FORWARD TRANSFER COEFFICIENT WITH FREQUENCY AND EMITTER CURRENT



TYPICAL VARIATION OF OUTPUT REFLECTION COEFFICIENT WITH FREQUENCY





# N-P-N SILICON PLANAR U.H.F. TRANSISTOR

#### APPLICATION INFORMATION

R.F. Performance in c.w. operation  $(T_h = 25^{\circ}C)$ 

v <sub>CC</sub>	f	P <sub>DR</sub>	P <sub>L</sub> into 50Ω	η	- z <sub>i</sub>	$\overline{\overline{Y}}_{L}$
(V)	(MHz)	(W)	(W)	(%)	(Ω)	(mmho)
24	470	1.0	7.0 typ.	70 typ.	-	-
28	470	1.0	7.0 min.	60 min.	-	-
28	470	1.0	8.0 typ.	75 typ.	1.6 +j5.5	20-j40
28	1000	1.5	5.0 typ.	45 typ.	-	


At P $_L$  = 7.0W and V $_{CC}$  = 28V, the output power at heatsink temperatures between 25 and 90°C relative to that at 25°C is diminished typically by 10mW/°C.

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 28V$$
  $f = 470MHz$   $T_{b} = 90^{\circ}C$ 

$$P_1 = 7.0W$$
 V.S.W.R. = 50:1 at any phase

#### 470MHz amplifier circuit




The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

## APPLICATION INFORMATION (contd.)

Component values for 470MHz amplifier circuit.


- C1 = C2 = 1.8 to 18pF film-dielectric trimmer capacitors.
- C3 = C4 = 18pF disc ceramic capacitors.
- C5 = C6 = 1.0 to 9.0pF film-dielectric trimmer capacitors.
- C7 = 1000pF feed-through capacitor.
- $C8 = 0.1 \mu F$  ceramic capacitor.
- L1 = 1 turn of 1.2mm Cu wire, internal diameter 5mm, lead length = 2mm.
- $L2 = 0.47 \mu H$  choke.
- L3 = 3 turns of 0.5mm Cu wire, internal diameter 4mm, lead length = 5mm
- L4 = 2 turns of 1.2mm Cu wire, internal diameter 6.5mm, lead length = 4mm

Component layout on 1.5mm double copper clad fibre glass board




Shaded area copper

Underside area completely copper clad



TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER

APPLICATION INFORMATION (contd.)



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The above graph has been derived from an evaluation of the performance of transistors matched up to 8 watts load power in the test amplifier on Page 7 and subsequently subjected to various mismatch conditions at 28V with V.S.W.R. up to 50:1 and elevated heatsink temperatures. This indicates a restriction to the load power matched under nominal conditions in the recommended test configuration.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from: -


THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR. N-P-N silicon planar epitaxial transistor intended for transmitting applications in class A, B or C with a supply voltage up to 28V.

The transistor is resistance stabilised and is tested under severe load mismatch conditions.

It has a 1/4" capstan envelope with a moulded cap. All leads are isolated from the stud.

QUICK REFERENCE DATA									
R.F. performance at $T_{mb} \le 25^{o}C$ in an un-neutralised common-emitter class B circuit.									
Mode of operation	v <sub>CC</sub>	f (MHz)	P <sub>DR</sub> (W)	P <sub>L</sub>	I <sub>C</sub> (A)	G p (dB)	η (%)	i (Ω)	Y <sub>L</sub> (mA/V)
C.W.	28	470	<5	20	<1.3	>6	>55	0.65+j3.9	62-j97

## **OUTLINE AND DIMENSIONS**



Torque on nut: 7.5kg cm (0.75Nm) min.

8.5kg cm (0.85Nm) max.

Diameter of clearance hole in heatsink: 4.17mm max.

Note: Do not chamfer the edges of the mounting holes when removing burrs. When locking is required, an adhesive instead of a lock washer is preferred.

## RATINGS

Limiting values of operation according to the absolute maximum system.

## Electrical


VCBOM max.	65	V
V <sub>CEO</sub> max.	33	V
V <sub>EBO</sub> max.	4.0	V
IC(AV) max.	2.0	A
$I_{\text{CM}} \text{ max. (f > 1.0MHz)}$	6.0	Α
$P_{\text{tot}}$ max. $(T_h \le 25^{\circ}C, f > 1.0 \text{MHz})$	50	W


## Temperature

T	-30 to +200	°C
stg T max.	200	$^{o}C$

## THERMAL CHARACTERISTICS


R th(j-mb)	2.9	°C/W
R th(mb-h)	0.6	°C/W






ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$  unless otherwise stated)

	J	Min.	Тур.	Max.	
I <sub>CEO</sub>	Collector cut-off current $I_B = 0$ , $V_{CE} = 28V$	-	-	10	mA
V(BR)CBO	Collector-base breakdown voltage open emitter $I_C = 25 \text{mA}$	65	-	-	v
V(BR)CEO	Collector-emitter breakdown voltage,open base I <sub>C</sub> = 25mA	33	-	-	v
V(BR)EBO	Emitter-base breakdown voltage open collector $I_E = 10 \text{mA}$	4.0	-	-	V
Е	Transient energy L = 25mH, f = 50Hz				
	open base	3.0	-	-	mWs
	$-V_{\overline{BE}} = 1.5V$ , $R_{\overline{BE}} = 33\Omega$	3.0	-	-	mWs
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_{C} = 1.0A$ , $V_{CE} = 5.0V$	15	50	-	
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency $I_C = 2.0A$ , $V_{CE} = 20V$	-	1.0	-	GHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 30V$ , $f = 1.0MHz$	-	32	50	pF
-C <sub>re</sub>	Feedback capacitance $I_{C} = 100 mA$ , $V_{CE} = 30 V$ , $f = 1.0 MHz$	-	18	-	pF
C <sub>cs</sub>	Collector-stud capacitance	-	2.0	-	pF






#### APPLICATION INFORMATION

 $R.\,F.\,performance\,\,in\,\,c.\,\,w.\,operation\,\,(un\,\text{-}neutralised\,common\,\text{-}emitter\,\,class}\,B\,circuit)$ 

f = 470MHz,  $T_{mb} = 25^{\circ}C$ 

v <sub>CC</sub>	P <sub>DR</sub>	P <sub>L</sub> (W)	I <sub>C</sub> (A)	G p (dB)	η (%)	i (Ω)	Y <sub>L</sub> (mA/V)
28	<5	20	<1.3	>6	>55	0.65+j3.9	62-j97

Test circuit





#### Component values

- $C1 = C2 = C8 \approx 2$  to 9pF film dielectric trimmer
- C3 = C4 = 15pF chip capacitor
- C5 = 100pF feed-through capacitor
- C6 = 33nF polyester capacitor
- C7 = 2 to 18pF film dielectric trimmer
- $R1 = 1\Omega$  carbon resistor
- $R2 = 10\Omega$  carbon resistor
- $L1 = strip line (40.8 \times 5.0 mm)$
- L2 = 13 turns of closely wound enamelled copper wire (0.5mm), int. dia. 4.0mm
- L3 = 2 turns of copper wire (1mm), winding pitch 1.5mm, int. dia. 4.0mm, leads  $2\times5 mm$
- L4 = strip line  $(52.4 \times 5.0 \text{mm})$
- L5 = ferroxcube choke coil. Z (at f = 50MHz) =  $750\Omega \pm 20\%$
- L1 and L4 are strip lines on a double copper clad print plate with teflon fibre-glass dielectric ( $\epsilon_r$  = 2.74), thickness 1.45mm.

## APPLICATION INFORMATION (contd.)


Component layout and printed circuit board for 470MHz test circuit.






The circuit and the components are situated on one side of the teflon fibre-glass board, the other side being fully metallised to serve as earth. Earth connections are made by means of hollow rivets.

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.





For high voltage operation, a stabilised power supply is generally used. The graph shows the allowable output power under nominal conditions as a function of the V.S.W.R., with heatsink temperature as parameter.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.

#### TENTATIVE DATA


Silicon n-p-n high frequency medium power transistors primarily intended for class B operation in v.h.f. amplifiers. The collector is electrically connected to case.

	QUICK REFERENCE DATA						
		BLY33	BLY34				
v <sub>CES</sub>	max. (peak r.f. ≥1.0MHz)	66	40	v			
V <sub>CEO</sub>	max.	33	20	v			
I <sub>CM</sub> m	ax. (peak r.f. ≥1.0 MHz)	1.5	1.5	A			
P <sub>tot</sub> m	ax. (T <sub>case</sub> ≤100°C)	2.0	2.0	w			
T max		150	150	°C			
f <sub>T</sub> min	$f_{T}^{J}$ min. ( $I_{C} = 0.2A$ , $V_{CE} = 5.0V$ , $f = 100 MHz$ ) 250 MHz						
Perfor	mance in a 175MHz common emit	tter <b>a</b> mplifier	:-				
	Opera	tion: a.m.	f.m.				
$v_{_{ m CC}}$	Supply voltage	13.8	13.8	v			
Po	Output power	2.0	3.0	w			
G <sub>p</sub>	Typ. power gain	8.0	8.0	dB			
η	Typ. efficiency	80	80	%			

Unless otherwise stated data is applicable to both types

## OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3B J.E.D.E.C. TO-39



Collector connected to case

## RATINGS

Limiting values of operation according to the absolute maximum system.

~11	actri	1
M. I	ACTE	CRI

V max	k. (peak r.f. ≥1.0MHz)	BLY33	66	V
CES		BLY34	40	v
V <sub>CEO</sub> ma	х.	BLY33	33	v
CEO		BLY34	20	v
V <sub>EBO</sub> ma	х.		4.0	v
I max.			0.5	Α
ICM max.	(f≥1.0MHz)		1.5	Α
I <sub>CM</sub> max.	(f<1.0MHz)		0.5	Α
P <sub>tot</sub> max.	$T_{case} = 25^{\circ}C, f \ge 1.0 MHz$		5.0	w
	$T_{case} = 25^{\circ}C, f < 1.0 \text{MHz}$		4.0	w
	See also curves on pages 5	and 6		
Cemperature	)			
T <sub>i</sub> max.	Continuous operation		150	°c
J	Intermittent operation,			
	total duration 200 hours		200	°C
T min.			-65	°c
_			150	°c
T max	•		200	J

## THERMAL CHARACTERISTIC

$$R_{\mathrm{th(j-case)}}$$
 25 degC/W

ELECTRICAL CHARACTERISTICS (T  $_{i}$  = 25 $^{o}$ C unless otherwise stated)

	J	Min.	Typ.	Max.	
I <sub>CES</sub>	Collector-emitter cut-off current				
	$V_{CE} = V_{CES} max., V_{BE} = 0$	-	0.10	5.0	mA
	$V_{CE} = V_{CEO} \max$ , $V_{BE} = 0$	-	0.02	0.5	mA
I <sub>EBO</sub>	Emitter cut-off current $V_{EB}^{=4.0V, I_C^{=0}}$	-	$0.2\mu$	0.5m	A
$^{ m h}{}_{ m FE}$	Static forward current transfer ratio				
	$I_{C} = 0.2A, V_{CE} = 5.0V$	10	60	-	

#### ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max.	
f <sub>T</sub>	Transition frequency $I_C = 0.2A$ , $V_{CE} = 5.0V$ , $f = 100 \text{ MHz}$ , $T_{amb} = 25^{\circ} \text{ C}$	250	450	-	МНz
<sup>C</sup> tc	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 0.5MHz$	-	11	15	pF
C <sub>te</sub>	Emitter capacitance $V_{EB}^{=0}$ , $I_{C}^{=1}$ $c^{=0}$ ,				
	f = 0.5 MHz	45	65	90	$\mathbf{pF}$

#### RECOMMENDED OPERATING CONDITIONS


As a medium power amplifier for the output stage of a small transmitter, or as a driver for larger output stages.

f = 175MHz			BLY	733	BLY34	
		Operation	a.m.	f.m.	f.m.	
$v_{CC}$	Supply voltage	nom.	13.8	28	13.8	v
CC		max.	16.5	32	16.5	v
$\mathbf{v}_{_{\mathbf{B}}}$	Base bias voltage		0	0	0	v
Po	Output power		2.0	3.0	3.0	w
$P_{i}$	Input power	typ.	0.32	0.28	0.5	W
1		max.	0.40	0.40	0.6	W
$I_{CC}$	Supply current	typ.	180	160	270	mA
η	Efficiency	typ.	80	65	80	%

## NOTES

- 1. For a.m. telephony, collector modulation of the output and driver stages is recommended.
- A heatsink of thermal resistance 20degC/W is recommended for operation in ambient temperatures up to 65°C. At temperatures > 65°C, derating is necessary.
- 3. Under the recommended a.m. operating condition and without modulation, the transistor can withstand any load mismatch. With modulation applied, operation into an extreme mismatch may adversely affect the life of the transistor and care should be exercised to keep the device within its ratings.

## BASIC V.H.F. AMPLIFIER CIRCUIT




Component values for 175MHz amplifier circuit

$^{\mathrm{c}}{}_{1}$	30	pF
$^{\mathrm{C}}_{2}$	30	pF
$c_3$	30	pF
C <sub>4</sub>	30	pF
$\mathbf{L_1}$	1.0	inch of straight 18 s.w.g.
$L_2^{}$	3.0	turns of 24 s.w.g. on Ferrite FX1115
$\mathbf{L}_{3}^{-}$	5.0	turns of 18 s.w.g., $d=3/8$ ", $l=3/8$ ".
$\mathbf{L}_{\!_{A}}$	3.0	turns of 18 s.w.g., $d=3/8$ ", $l=3/8$ ".


## NOTE

To obtain optimum gain performance the emitter lead length should not exceed 1.6mm.




TYPICAL VARIATION OF OUTPUT POWER WITH INPUT POWER FOR V.H.F. AMPLIFIER


(See Recommended Operating Conditions on page 3)



MAXIMUM PERMISSIBLE POWER DISSIPATION PLOTTED AGAINST CASE TEMPERATURE FOR FREQUENCIES > 1.0 MHz



PERMISSIBLE AREAS OF OPERATION FOR FREQUENCIES < 1.0MHz



PERCENTAGE POWER DERATING PLOTTED AGAINST CASE TEMPERATURE FOR FREQUENCIES < 1.0 MHz



Silicon n-p-n transistors for v.h.f. mobile operation in class B. The BLY35 is mounted in a TO-60 envelope and the BLY83 is mounted in a plastic, capstan strip-line encapsulation.

The transistors are primarily intended for a.m. operation at 13.8V but are also suitable for f.m. operation at 24V.

	QUICK REFERENCE DATA							
Mode	v <sub>cc</sub>	f	P <sub>DR</sub>	P <sub>L</sub> (carrier)	P <sub>L</sub> into 50Ω	η	m	d tot
Wode	(V)	(MHz)	(W)	(W)	(W)	(%)	(%)	(%)
a.m.	13.8	175	0. 35	7.0 typ.	-	77 typ.	80	<5
a.m.	13.8	80	0.06	7.5 typ.	-	77 ty <b>p.</b>	80	<5
c.w.	24	175	1.35	- ,	13 typ.	65 typ.	-	-

Unless otherwise stated data are applicable to both types

#### OUTLINE AND DIMENSIONS


BLY35 J.E.D.E.C. TO-60

(Emitter connected to stud)

BLY83 Capstan strip-line

(Stud isolated)

For details see page 2




BLY35



BLY83


**Mullard** 



#### Accessories

Nut and lock-washer supplied with device

Torque on nut: min. 0.8Nm (8kg cm) max. 1.7Nm (17kg cm)



All dimensions in mm

Accessories

\_\_\_\_\_\_

D 3 370

Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm) max. 0.85Nm (8.5kg cm)

**Mullard** 


## RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max.	66	v
V <sub>CESM</sub> max.	66	v
V <sub>CEO</sub> max.	33	v
V <sub>EBO</sub> max.	4.0	v
I <sub>C</sub> max.	2.5	A
$I_{CM}$ max. $(f < 1.0MHz)$	2.5	Α
$I_{CM}$ max. $(f \ge 1.0MHz)$	7.5	Α
$P_{tot} \text{ max. } (f \ge 1.0 \text{MHz}, T_h \le 90^{\circ} \text{C})$	12	W

## Temperature




## ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$ unless otherwise stated)

		Min.	Тур.	Max.	
V(BR)CBO	Collector-base breakdown voltage $I_C \approx 10 \text{mA}$	66	-	-	v
V(BR)CES	Collector-emitter breakdown voltage $I_{C} = 10 \text{mA}$ , $R_{BE} = 0$	66	-	-	v
V (BR)CEO	Collector-emitter breakdown voltage $I_C = 50 \text{mA}$	33	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage  I = 1.0mA	4.0	-	-	v
h <sub>FE</sub>	Static forward current transfer ratio I <sub>C</sub> = 1.0A, V <sub>CE</sub> = 5.0V	10	60	220	
$f_{T}$	Transition frequency $I_C = 1.0A$ , $V_{CE} = 5.0V$ $f = 100MHz$ , $T_{amb} = 25^{\circ}C$	250	450	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	34	<b>4</b> 5	pF
C <sub>Te</sub>	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	100	155	-	pF

#### APPLICATIONS INFORMATION

R.F. performance in a 7.0W a.m. transmitter at f = 175MHz, f mod. = 1kHz

V	СС	P <sub>DR</sub>	P <sub>L</sub> (carrier)	I <sub>C</sub> (driver)	I <sub>C</sub> (amplifier)	G <sub>p</sub>	η	m	d <sub>tot</sub>
. (	V)	(W)	(W)	(A)	(A)	(dB)	(%)	(%)	(%)
13	3.8	0.35	7.0 typ.	0.22 typ.	0.66 typ.	13	77 typ.	80	5 max.



Component values for 175MHz transmitter circuit: -


 $C_1$  to  $C_6$  = 4 to 29pF concentric trimmer capacitors  $L_1$  =  $L_3$  = 3 turns of 1.2mm en.Cu wire, int.diam. = 6.4mm, length = 5.0mm  $L_2$  =  $L_4$  = 5 turns of 1.2mm en.Cu wire, int.diam. = 6.4mm, length = 10mm  $L_5$  = 3 turns of 1.7mm en.Cu wire, int.diam. = 10mm, length = 10mm RFC<sub>1</sub> = RFC<sub>2</sub> = 2 turns of 0.4mm en.Cu wire on Ferrite FX1115.

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

## APPLICATIONS INFORMATION (contd.)


R.F. performance in a 7.0W a.m. transmitter at f = 80 MHz, f mod. = 1kHz

v <sub>CC</sub>	P <sub>DR</sub>	P <sub>L</sub> (carrier)	I <sub>C</sub> (driver)	I <sub>C</sub> (amplifier)	G <sub>p</sub>	η	m	d <sub>tot</sub>
<b>(</b> V)	(W)	(W)	(A)	(A)	(dB)	(%)	(%)	(%)
13.8	0.06	7.5 typ.	0.06 typ.	0.7 typ.	21	70 typ.	80	5 max.




Component values for 80MHz transmitter circuit: -

 $C_1$  to  $C_6$  = 4 to 29pF concentric trimmer capacitors  $L_1 = L_4 = 5 \text{ turns of 1.2mm en.Cu wire, int.diam.} = 6.3 \text{mm, length} = 9.0 \text{mm}$   $L_3 = L_6 = 3 \text{ turns of 1.2mm en.Cu wire, int.diam.} = 7.0 \text{mm, length} = 6.0 \text{mm}$   $L_7 = 6 \text{ turns of 2.0mm en.Cu wire, int.diam.} = 10 \text{mm, length} = 13 \text{mm}$   $L_2 = L_5 = 1 \text{ turn of 0.4mm en.Cu wire on Ferrite FX1115}$  R This resistor is incorporated to reduce the carrier level to 8W or below.




AERIAL CARRIER POWER PLOTTED AGAINST C.W. DRIVE POWER FOR THE 7W A.M. 175MHz AMPLIFIER (see page 5)



AERIAL CARRIER POWER PLOTTED AGAINST C.W. DRIVE POWER FOR THE 7W A.M. 80MHz AMPLIFIER (see page 6)

R.F. performance in c.w. operation at f = 175MHz,  $T_h \le 40^{\circ}C$ 

V <sub>CC</sub> .	P <sub>DR</sub>	P <sub>L</sub> into 50Ω	η	G <sub>p</sub>
(V)	(W)	(W)	(%)	(dB)
24	1.35	13 ty <b>p.</b>	65 typ.	9.8
13.8	1.35	7.5 typ.	-	-



Component values for 175MHz amplifier circuit:


$$C_1 = C_3 = C_4 = 30 \text{pF max.}$$
 concentric trimmer capacitors

 $L_1 = 25.4$ mm of straight 1.7mm Cu wire

 $L_2 = 3$  turns of 0.5mm Cu wire on Ferrite FX1115

 $L_3 \approx 3$  turns of 1.7mm Cu wire, int.diam. = 9.5mm, length = 9.5mm

 $L_4 \approx 2$  turns of 2.0mm Cu wire, int.diam. = 12.7mm, length = 9.5mm




LOAD POWER PLOTTED AGAINST DRIVE POWER

## APPLICATIONS INFORMATION (contd.)


R. F. performance in c.w. operation at f = 80 MHz,  $T_h \leq 40^{\circ} \text{C}$ 

v <sub>CC</sub>	P <sub>DR</sub>	$P_L$ into $50\Omega$
13.8	0.5	12.5 typ.
6.9	0.5	5.0 typ.



Component values for 80MHz amplifier circuit: -

 $\begin{aligned} &\text{C}_1 = \text{C}_2 = \text{C}_3 = \text{C}_4 = 4 \text{ to } 29 \text{pF concentric trimmer capacitors} \\ &\text{L}_1 = 4 \text{ turns of } 1.2 \text{mm Cu wire, int. diam.} = 6.3 \text{mm, length} = 8.0 \text{mm} \\ &\text{L}_2 = 2 \text{ turns of } 0.35 \text{mm Cu wire, on Ferrite FX1115} \\ &\text{L}_3 = 5 \text{ turns of } 1.2 \text{mm Cu wire, int. diam.} = 6.3 \text{mm, CLOSE WOUND} \\ &\text{L}_4 = 5 \text{ turns of } 1.7 \text{mm Cu wire, int. diam.} = 9.6 \text{mm, length,} = 12 \text{mm} \end{aligned}$ 



LOAD POWER PLOTTED AGAINST DRIVE POWER

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.

Silicon n-p-n transistors for v.h.f. mobile operation in class B. The BLY36 is mounted in a TO-60 envelope and the BLY84 is mounted in a plastic, capstan stripline encapsulation.

The transistors are primarily intended for f.m. operation at 13.8V.

	QUICK REFERENCE DATA							
v <sub>CC</sub>	f	P <sub>DR</sub>	$^{ m P}_{ m L}$ into $50\Omega$	η	Circuit			
(V)	(MHz)	(W)	(W)	(%)				
13.8	175	1.2	7.0 typ.	77 typ.	Un-neutralised			
13.8	175	3.4	13.2 typ.	79 typ.	common-emitter			
13.8	80	0.5	13.5 typ.	80 typ.	class B.			


Unless otherwise stated data are applicable to both types

## OUTLINE AND DIMENSIONS

BLY36 J.E.D.E.C. TO-60 (Emitter connected to stud)

BLY84 Capstan strip-line (Stud isolated)

For details see page 2






BLY36

BLY84

Mullard




#### Accessories

Accessories

Nut and lock-washer supplied with device

Torque on nut: min. 0.8Nm (8kg cm) max. 1.7Nm (17kg cm)



All dimensions in mm

Nut and lock-washer supplied with device

Torque on nut: min. 0.75Nm (7.5kg cm) max. 0.85Nm (8.5kg cm)

**Mullard** 

D 3370

## RATINGS


Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max.	40	V
$V_{CESM}$ max. $(R_{BE} = 0)$	40	v
V <sub>CEO</sub> max.	20	V
V <sub>EBO</sub> max.	4.0	V
C max.	2.5	Α
$I_{CM}$ max. (f <1.0MHz)	2.5	Α
$I_{CM}$ max. $(f \ge 1.0 MHz)$	7.5	Α
$P_{tot} \text{ max. } (f \ge 1.0 \text{MHz}, T_h \le 90^{\circ} \text{C})$	12	W

## Temperature

т	BLY36	-65 to +200	°C
stg	BLY84	-65 to +150	°C




## ELECTRICAL CHARACTERISTICS (T $_{j}$ = 25 $^{\circ}$ C unless otherwise stated)

		Min.	Тур.	Max.	
V(BR)CBO	Collector-base breakdown voltage $I_{C} = 10 \text{mA}$	40	-	-	v
V(BR)CES	Collector-emitter breakdown voltage $I_{C} = 10\text{mA}$ , $R_{BE} = 0$	40		-	v
V (BR)CEO	Collector-emitter breakdown voltage $I_{C} = 50 \text{mA}$	20	-	-	ν
V(BR)EBO	Emitter-base breakdown voltage $I_{E} = 1.0 mA$	4.0	-	-	V
<sup>h</sup> FE	Static forward current transfer ratio $I_C = 1.0A$ , $V_{CE} = 5.0V$	10	60	-	
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency $I_C = 1.0A$ , $V_{CE} = 5.0V$ $f = 100MHz$ , $T_{amb} = 25^{\circ}C$	250	450	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	37	45	pF
C <sub>Te</sub>	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	100	155	-	pF

#### APPLICATIONS INFORMATION

R.F. performance in c.w. operation at f = 175MHz,  $T_h \le 40^{\circ}C$ 

	v <sub>CC</sub>	P <sub>DR</sub>	P <sub>L</sub> into 50Ω	η	G <sub>p</sub>
	(V)	(W)	(W)	(%)	(dB)
1	13.8	1.2	7.0 typ.	77 typ.	7. 6
	13.8	3.4	13.2 typ.	79 typ.	5.8



Component values for 175MHz amplifier circuit: -

 $C_1 = C_3 = C_4 = 30 pF$  max. concentric trimmer capacitors

C<sub>2</sub> = 60pF max. concentric trimmer capacitor


 $L_1 = 25.4$ mm of straight 1.7mm Cu wire

 $L_2 = 3$  turns of 0.5mm Cu wire on Ferrite FX1115

 $L_3 = 3$  turns of 1.7mm Cu wire, int.diam. = 9.5mm, length = 9.5mm

 $L_A = 2 \text{ turns of } 2.0 \text{mm} \text{ Cu wire, int. diam.} = 12.7 \text{mm, length} = 9.5 \text{mm}$ 


The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.



LOAD POWER PLOTTED AGAINST DRIVE POWER

R.F. performance in c.w. operation at f = 80 MHz,  $T_h \leq 40^{\circ} \text{C}$ 

V <sub>CC</sub>	P <sub>DR</sub>	$P_L$ into $50\Omega$	η (%)	G p (dB)
13.8	0.5	13.5 typ.	80 typ.	14. 2
6.9	0.5	5.5 typ.	80 typ.	10.3



Component values for 80MHz amplifier circuit: -

 $C_1 = C_2 = C_3 = C_4 = 4$  to 29pF concentric trimmer capacitors

 $L_1$  = 4 turns of 1.2mm Cu wire, int.diam. = 6.3mm, length = 8.0mm

 $L_2 = 2 \text{ turns of } 0.35 \text{mm} \text{ Cu wire, on Ferrite FX} 1115$ 

 $L_3$  = 5 turns of 1.2mm Cu wire, int.diam. = 6.3mm, CLOSE WOUND

 $L_4 = 5$  turns of 1.7mm Cu wire, int.diam. = 9.6mm, length = 12mm

#### N-P-N SILICON PLANAR V.H.F./U.H.F. TRANSISTOR


## BLY53A

Silicon n-p-n transistor for v.h.f./u.h.f. mobile applications. The device is mounted in a plastic, capstan strip-line encapsulation.

With a supply voltage of 13.8V and a signal frequency of 470MHz, the BLY53A will produce 7.0W output into a  $50\Omega$  load.

QUICK REFERENCE DATA							
V <sub>CC</sub> (V)	f (MHz)	P <sub>DR</sub> (W)	P <sub>L</sub> into 50Ω (W)	η (%)	T <sub>h</sub>	Circuit	
12.5	470	2.2	7.0 min.	65 min.	25		
13.8	<b>4</b> 70	2.0	7.0 min.	65 min.	25	Un-neutralised	
13.8	470	2.0	7.8 typ.	70 typ.	25	common-emitter class B	
12.5	175	0.4	7. 2 typ.	66 typ.	25	ciass b	

#### OUTLINE AND DIMENSIONS



All dimensions in mm

D 3370

#### ACCESSORIES

Nut and lock-washer supplied with device

Torque on nut:

min. 0.75Nm (7.5kg cm)

max. 0.85Nm (8.5kg cm)

#### RATINGS


Limiting values of operation according to the absolute maximum system.


#### Electrical

V <sub>CBOM</sub> max.	36	V
$V_{CESM}$ max. $(R_{BE} = 0)$	36	ν
V <sub>CEO</sub> max.	18	v
V <sub>EBO</sub> max.	4.0	v
I <sub>C</sub> max.	1.0	Α
$I_{CM}$ max. $(f \ge 10MHz)$	4.0	Α
$P_{tot} \text{ max. } (f \ge 10 \text{MHz}, T_h \le 70^{\circ} \text{C})$	10	W

See also graph below

#### Temperature






# N-P-N SILICON PLANAR V.H.F./U.H.F. TRANSISTOR


BLY53A

ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}$ C unless otherwise stated)

	1	Min.	Тур.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage I <sub>C</sub> = 10mA	36	-	-	v
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage $I_C = 10mA$ , $R_{BE} = 0$	36	-	-	v
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage $I_{\text{C}} = 25\text{mA}$	18	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage I <sub>E</sub> = 1.0mA	4.0	-	-	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 0.5A$ , $I_B = 0.1A$	-	0. 2	-	v
h <sub>FE</sub>	Static forward current transfer ratio $I_{C} = 0.5A$ , $V_{CE} = 5.0V$	10	40	-	
* f <sub>T</sub>	Transition frequency $I_C = 0.5A$ , $V_{CE} = 5.0V$ , $f = 500MHz$	-	1300	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0MHz$	-	14	20	pF
<sup>C</sup> Te	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , $f = 1.0MHz$	-	65	-	pF
Ccs	Collector-stud capacitance	-	2.0	-	pF

<sup>\*</sup>Derived from the 'S' parameters measured at f = 500MHz,  $T_{amb}$  =  $25^{o}C$ .





#### APPLICATION INFORMATION

R.F. Performance in c.w. operation  $(T_h = 25^{\circ}C)$ 

V <sub>CC</sub> (V)	f (MHz)	P DR (W)	$P_L$ into $50\Omega$ (W)	η (%)	z <sub>i</sub> (Ω)	Y <sub>L</sub> (mmho)
12.5	470	2.2	7.0 min.	65 min.	-	-
13.8	470	2.0	7.0 min.	65 min.	-	-
13.8	470	2.0	7.8 typ.	70 typ.	2.3+j 6.3	50-ј 36
12.5	175	0.4	7.2 typ.	66 typ.	3+j 0.5	90-j 40

At  $P_L$  = 7.0W and  $V_{CC}$  = 12.5V, the output power at heatsink temperatures between 25 and 90°C relative to that at 25°C is diminished typically by 10mW/°C.

The transistor is designed to withstand full load mismatch in the test circuit under the following conditions: -

$$V_{CC} = 16.5V$$

$$f = 470MHz$$


$$T_{h} = 70^{\circ} C$$

$$P_{DR} = P_{DR} \text{ nom. } +20\%$$

Where  $P_{DR}$  nom. =  $P_{DR}$  for 7.0W transistor output into  $50\Omega$ 

load at 
$$V_{CC} = 13.8V$$
.

#### 470MHz Amplifier circuit



The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

Component values for 470MHz amplifier circuit

C1 = C2 = C4 = C5 = 1.8 to 18pF film dielectric trimmer capacitors

C3 = 6.8pF ceramic capacitor

 $C6 = 0.1 \mu F$  ceramic capacitor

C7 = 4000pF feed-through capacitor

C8 = 10pF ceramic capacitor


L1 = L4 = L5 = 20mm of straight 1.2mm copper wire. Height above board = 2mm

 $L2 = 0.47 \mu H$  choke


L3 = 1 turn of 1.7mm copper wire, int. dia. 10mm, lead length = 5mm


 $R = 10\Omega$  - carbon

Component layout on 1.5mm double copper clad fibre-glass board




#### Shaded area copper Underside area completely copper clad






TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER



#### INDICATED LOAD POWER AS A FUNCTION OF OVERLOAD

The transistor is suitable for use with unstabilised supply voltages. The above graph has been derived from an evaluation of the performance of transistors matched up to 9 watts load power in the circuit on page 5, and subsequently subjected to various voltage overloads and mismatch conditions with v.s.w.r. up to 50:1 at a heatsink temperature of 70°C. This indicates a restriction to the load power matched under nominal conditions with varying supply voltages and v.s.w.r. in the recommended circuit.

#### 175MHz Amplifier circuit



Component values for 175MHz amplifier circuit

 $\begin{array}{c} \text{C1} = 30 pF \\ \text{C2} = 60 pF \\ \text{C3} = 30 pF \\ \text{C4} = 30 pF \end{array} \right\} \quad \text{concentric trimmer capacitors}$ 

 $C5 = 0.25\mu F$  ceramic capacitor

C6 = 4.0nF feed-through capacitor

L1 = 25mm of straight 1.2mm copper wire. Height above board = 3mm


L2 = 3 turns of 0.5mm copper wire on Ferrite FX1115

L3 = 5 turns of 1.2mm copper wire d = 10mm. Close wound, lead length = 5mm


L4 = 3 turns of 1.2mm copper wire d = 10mm. Close wound, lead length = 5mm


 $R = 10\Omega - carbon$ 

Component layout on 1.5mm single copper clad fibre-glass board



Shaded area copper





#### TYPICAL VARIATION OF LOAD POWER AND EFFICIENCY WITH DRIVE POWER

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED P.O. BOX 142 NEW ROAD MITCHAM SURREY, CR4 4SR.


#### TENTATIVE DATA

Silicon n-p-n high frequency medium power transistor primarily intended for class B operation in v.h.f. amplifiers. The emitter is electrically connected to the envelope.

	QUICK REFERENCE DA	TA	
v <sub>CES</sub>	$max.$ (peak r.f. $\ge 1.0 MHz$ )	40	v
v <sub>CEO</sub>	max.	20	v
I <sub>CM</sub> n	nax. (peak r.f. ≥1.0MHz)	3.0	A
P <sub>tot</sub> n	nax. (T <sub>mb</sub> ≤100 <sup>o</sup> C)	4.0	w
T ma		150	°c
f min	a. $(I_C = 0.2A, V_{CE} = 5.0V, f = 100MHz)$	250	MHz
Perfo	rmance in a 175MHz common emitter ar	nplifier:	
	Operation:	f.m.	
$v_{CC}$	Supply voltage	13.8	v
Po	Output power	4.0	w
$G_{\mathbf{p}}$	Power gain (typ.)	10	dВ
η	Efficiency (typ.)	70	%

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-60



	Millimet	res
	Min.	Max.
Α	9.53	11.56
В	2.29	3.43
С	5.46	8.13
ØD	8.13	9.14
ØD1	10.77	11.10
$\emptyset D2$	4.58	5.58
L	3.56	4.06
ØТ	0.76	1.17

Emitter electrically connected to envelope

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CES</sub> max. (peak r.f. ≥1.0MHz)	40	v
V <sub>CEO</sub> max.	20	v
V <sub>EBO</sub> max.	4.0	V
I <sub>C</sub> max.	1.0	A
I <sub>CM</sub> max. (peak r.f. ≥1.0MHz)	3.0	Α
I max. (peak r.f. < 1.0MHz)	1.0	A
$P_{\text{tot}}^{\text{max. T}_{\text{mb}}} = 25^{\circ} \text{C, } f \ge 1.0 \text{MHz}$	10	W
$T_{mb} = 25^{\circ}C, f < 1.0 MHz$	8.0	w
See also pages 5 and 6		

#### Temperature

T range		-65 to +150	°c
T <sub>i</sub> max.	Continuous operation	150	°c
J	Intermittent operation, total duration 200 hours	200	°c

#### THERMAL CHARACTERISTIC

$$R_{\text{th(j-mb)}}$$
 12.5 degC/W

Typ.

Max.

### ELECTRICAL CHARACTERISTICS (T $_{j} = 25^{\circ}$ C unless otherwise stated) Min.

I <sub>CES</sub>	Collector-emitter cut-off current				
	$V_{CE}^{=40V}, V_{EB}^{=0}$	-	0.10	5.0	mA
	$V_{CE} = 20V, V_{EB} = 0$	-	0.02	0.5	mA
I <sub>EBO</sub>	Emitter cut-off current $V_{EB}^{=4.0V, I_{C}^{=0}}$	-	0.1μ	0.5m	A
h <sub>FE</sub>	Static forward current transfer ratio				
	$I_{C} = 0.2A, V_{CE} = 5.0V$	10	60	-	

#### ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max.	
f <sub>T</sub>	Transition frequency $I_C = 0.2A$ , $V_{CE} = 5.0V$ , $f = 100MHz$ , $T_{amb} = 25^{\circ}C$	250	450	-	MHz
c <sub>tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 0.5MHz$	-	11	15	pF
<sup>C</sup> te	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{c} = 0$ , f = 0.5 MHz	45	65	90	рF


#### RECOMMENDED OPERATING CONDITIONS

As a medium power amplifier for the output stage of a small transmitter or as a driver for larger output stages.

#### F.M. Operation

f	Operating frequency		175	MHz
$v_{CC}$	Supply voltage	nom. max.	13.8 16.5	v v
$v_{_{\mathbf{B}}}$	Base bias voltag	e	0	v
P	Output power		4.0	w
P <sub>i</sub>	Input power	typ. max.	0.4 0.6	w w
$^{\rm I}$ CC	Supply current	typ.	420	mA
η	Efficiency	typ.	70	%

A heatsink of thermal resistance 10degC/W is recommended for operation in ambient temperatures up to  $65^o$ C. At temperatures >  $65^o$ C, derating is necessary.



The emitter is earthed via the case and the emitter pin is not connected Component values for 175MHz amplifier circuit:-

$c_{1}^{}$	30	pF
$c_2^{}$	60	pF
$c_3^{}$	30	pF
$C_{\underline{4}}$	30	pF
L <sub>1</sub>	1.0	inch of straight 18 s.w.g.
$^{\mathrm{L}}_{2}$	3.0	turns of 24 s.w.g. on Ferrite FX1115
$^{\mathrm{L}}_{3}$	5.0	turns of 18 s.w.g., $d=3/8$ ", $l=3/8$ ".
$^{\mathrm{L}}_{4}$	3.0	turns of 18 s.w.g., $d=3/8$ ", $l=3/8$ ".


#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.


Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE


Devices requiring disposal may be returned to Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case advice is available from the Service Department, Mullard Ltd. New Road, Mitcham, Surrey.




TYPICAL VARIATION OF OUTPUT POWER WITH INPUT POWER FOR V.H.F. AMPLIFIER



MAXIMUM PERMISSIBLE POWER DISSIPATION P'OTTED AGAINST MOUNTING-BASE TEMPERATURE FOR FREQUENCIES > 1.0MHz



PERMISSIBLE AREA OF OPERATION FOR FREQUENCIES < 1.0MHz



PERCENTAGE POWER DERATING PLOTTED AGAINST MOUNTING-BASE TEMPERATURE FOR FREQUENCIES < 1.0 MHz

# N-P-N SILICON PLANAR V.H.F. TRANSISTORS

BLY83 BLY84

For details see data sheets for types BLY35, BLY36 respectively

#### TENTATIVE DATA

The BLY85 and BLY97 are primarily intended for class B operation in the v.h.f. driver stages of mobile transmitters. The BLY85 is designed for 4W f.m. operation at 13.8V supply and the BLY97 for 4W f.m. operation at 24V supply.


	QUICK REFERENCE DATA							
Typical c.w.	performance	at T <sub>mb</sub> ≤40°C						
Type No.	v <sub>CC</sub> (v)	f (MHz)	PDR (W)	P <sub>L</sub> (W)	η <b>(%)</b>			
BLY85	13.8	175	0.2	4.0	64			
BLY97	24	175	0.14	4.0	52			

Unless otherwise stated data are applicable to both types

#### OUTLINE AND DIMENSIONS

For details see page 2





All dimensions in mm.

D1928

#### ACCESSORIES

Nut and lock-washer supplied with device Torque on nut: min. 0.75Nm (7.5kg cm)

max. 0.85Nm (8.5kg cm)

#### RATINGS

Limiting values of operation according to the absolute maximum system.

Electrical	l.	BLY85	BLY97	
v <sub>CES</sub>	$max. (f \ge 1.0 MHz)$	40	66	v
V <sub>CEO</sub>	max.	20	33	V
$v_{EBO}$	max.	4.0	4.0	V
$^{\mathrm{I}}\mathrm{_{C}}$	max.	1.0	1.0	A
$^{\rm I}{}_{ m CM}$	max. (f < 1.0MHz)	1.0	1.0	A
$^{\rm I}{}_{ m CM}$	$max. (f \ge 1.0MHz)$	3.0	3.0	A
$P_{tot}$	max. (f $\geq$ 1.0MHz, $T_{mb} \leq 25^{\circ}C$ )	10	10	W
$P_{tot}$	max. $(f < 1.0 MHz, T_{mb} \le 25^{\circ}C)$	8.0	8.0	W
Temperat	ure			
${\tt T}_{\tt stg}$	range	-30 to	0 +150	°C
тj	max. (continuous operation)	1	50	°C
тj	max. (short duration overload conditions)	2	00	°C

# N-P-N SILICON PLANAR V.H.F. TRANSISTORS

## BLY85 BLY97


THERMAL CHARACTERISTIC

$^{ m R}$ th(j-mb)			12.5	degC/W
ELECTRIC	CAL CHARACTERISTICS (T <sub>j</sub> =25°C unles	s otherwise state	ed)	
I <sub>CES</sub>	Collector cut-off current	Min.	Max.	
CES	$V_{CE} = V_{CES} \text{ max.}, V_{BE} = 0$	~	5.0	mA
	$V_{CE} = 20V, V_{BE} = 0$	~	0.5	mA
I <sub>EBO</sub>	Emitter cut-off current $V_{EB} = 4.0V$ , $I_{C} = 0$	~	0.5	mA
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 0.2A$ , $V_{CE} = 5.0V$	10	-	
f <sub>T</sub>	Transition frequency $I_C = 0.2A$ , $V_{CE} = 5.0V$ $f = 100MHz$ , $T_{amb} = 25^OC$	250	-	MHz
C <sub>Tc</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 0.5MHz$	~	15	pF
<sup>C</sup> Te	Emitter capacitance $V_{EB} = 0$ , $I_C = I_c = 0$ , $f = 0.5MHz$	45	90	pF

#### R.F. Performance in c.w. operation

$$T_{mb} \le 40^{\circ} C$$

		_		v <sub>cc</sub> =	nom.			
Type	V	CC	f	PDR	PL	I <sub>C</sub>	G <sub>p</sub>	η
number		V)	(MHz)	(W)	(W)	(mA)	(dB)	(%)
	nom.	max.			min.	max.	min.	min.
BLY85	13.8	16.5	175	0.4	4.0	480	10	60
BLY97	24	28	175	0.2	4.0	278	13	50



Component values for 175MHz amplifier circuit

C1 = 30pF	L1 = 1.0 inch of straight $18  s.w.g.$
C2 = 60pF	L2 = 3.0  turns of  24  s.w.g. on Ferrite FX1115
C3 = 30pF	L3 = 5.0 turns of 18 s.w.g., $d = 3/8$ ", $\ell = 3/8$ "
C4 = 30pF	$L4 = 3.0 \text{ turns of } 18 \text{ s.w.g.}, d = 3/8'', \ell = 3/8''$

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE


Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT
MULLARD LIMITED
2.NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4XY.





# N-P-N SILICON PLANAR V.H.F. TRANSISTORS

## BLY85 BLY97









## N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR


## BLY89A

N-P-N epitaxial planar transistor intended for use in class A, B and C operated mobile, industrial and military transmitters with a supply voltage of 13.5 V. The transistor is resistance stabilized. Every transistor is tested under severe load mismatch conditions with a supply overvoltage to 16.5 V. It has a  $\frac{1}{4}$ " capstan envelope with a moulded cap. All leads are isolated from the stud.

QUICK REFERENCE DATA									
R.F. performance up to T <sub>mb</sub> = 25 °C in an unneutralised common-emitter class B circuit.									
Mode of operation	V <sub>CC</sub> (V)	f (MHz)	P <sub>S</sub> (W)	P <sub>L</sub> (W)	I <sub>C</sub> (A)	G <sub>p</sub>	η (%)	$\overline{\mathbf{z}}_{\mathbf{i}}$ ( $\Omega$ )	$\overline{Y}_L$ (mA/V)
c.w.	13.5	175	< 6.25	25	<2.64	> 6	>70	1.7+j1.4	20 <del>9+</del> j13.7

#### **MECHANICAL DATA**

Dimensions in mm



Torque on nut: min. 15 kg cm
(1.5 Newton metres)
max. 17 kg cm
(1.7 Newton metres)

Diameter of clearance hole in heatsink: max 5.0 mm.

Mounting hole to have no burrs at either end. De-burring must leave surface flat; do not chamfer or countersink either end of hole.


#### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)


#### Voltages

Collector-base voltage (open emitter) peak value	VCBOM	max.	36	v
Collector-emitter voltage (open base)	$v_{CEO}$	max.	18	V
Emitter-base voltage (open collector)	$v_{EBO}$	max.	4	Ÿ
Currents				
Collector current (average)	I <sub>C(AV)</sub>	max.	5	Α
Collector current (peak value) f > 1 MHz	$I_{CM}$	max.	10	A

#### Power dissipation

Total power dissipation up to  $T_{mb} = 25$  °C f > 1 MHz





#### Temperature

Storage temperature				
Operating junction temperature				

#### THERMAL RESISTANCE

From junction to mounting base From mounting base to heatsink

,			
R <sub>th j-mb</sub>	=	2.5	°C/W
Rth mb-h	=	0.3	°C/W

max.

-30 to +200

200

 $T_{stg}$ 

Тi


oС


°C

# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

## BLY89A

CHARACTERISTICS			<sup>O</sup> C unless	otherwis	e spe	cifi <b>ed</b>
Breakdown voltages						
Collector-base voltage open emitter, IC = 50 m	1 <b>A</b>		V(BR)CBO	>	36	v
Collector-emitter voltage open base, $I_C = 50 \text{ mA}$			V <sub>(BR)</sub> CEO	>	18	v
Emitter-base voltage open collector; IE = 10	mA		V <sub>(BR)EBO</sub>	>	4	v
Transient energy						
L = 25  mH; f = 50  Hz					_	•••
	open base $-V_{BE} = 1.5 \text{ V}; R_{BE} = 3$	<b>33</b> Ω	E E	>	8 8	mWs mWs
D.C. current gain						
$I_C = 1 A$ ; $V_{CE} = 5 V$			hFE	typ. 10 to	50 120	
Transition frequency						
$I_C = 4 A; V_{CE} = 10 V$			$\mathbf{f}_{\mathbf{T}}$	typ.	650	MHz
Collector capacitance at f	= 1 MHz					
$I_E = I_e = 0; V_{CB} = 15 \text{ V}$			$C_c$	typ. <	65 90	pF pF
Feedback capacitance at 1	f = 1 MHz					
$I_C = 100 \text{ mA; } V_{CE} = 15$	v		-C <sub>re</sub>	typ.	41	pF
Collector-stud capacitano	e		C <sub>cs</sub>	typ.	2	pF






#### APPLICATION INFORMATION

R.F. performance in c.w. operation (unneutralised common-emitter class B circuit)

$$VCC = 13.5 \text{ V}; T_{mb} \text{ up to } 25^{\circ}C$$

f(MHz)	P <sub>S</sub> (W)	P <sub>L</sub> (W)	I <sub>C</sub> (A)	G <sub>p</sub> (dB)	η(%)	$\bar{z}_{i}(\Omega)$	$\overline{Y}_L$ (mA/V)
175	< 6.25	25	< 2.64	> 6	> 70	1.7+j1.4	209+j13.7

Test circuit



C1 = 4 to 44 pF film dielectric trimmer

C2 = 2 to 22 pF film dielectric trimmer

C3 = C4 = 47 pF ceramic C5 = 100 pF ceramic

C6 = 150 nF polyester

C7 = 4 to 104 pF film dielectric trimmer C8 = 4 to 64 pF film dielectric trimmer

L1 = 0.5 turn enamelled Cu wire (1.5 mm); int.diam. 6 mm; leads 2x6 mm

L2 = L3 = ferroxcube choke


L4 = 3.5 turns closely wound enamelled Cu wire (1.5 mm); int.diam. 6 mm; leads 2x6 mm

L5 = 1 turn enamelled Cu wire (1.5 mm); int.diam. 6 mm; leads 2x6 mm


 $R1 = 10 \Omega$  carbon

Component lay-out for 175 MHz see page 6.

Component lay-out and printed circuit board for 175 MHz test circuit.



The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallised to serve as earth. Earth connections are made by means of hollow rivets.



#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT
MULLARD LIMITED
2.NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4XY.

N-P-N silicon planar epitaxial v.h.f. power transistor for use in class A. B and C operated mobile transmitters with a 12.5V supply. It can withstand severe load mismatch conditions with a supply overvoltage up to 15V.


The BLY90 has a plastic encapsulated stripline package with all leads isolated from the stud.

#### QUICK REFERENCE DATA

R.F. performance in an un-neutralised common-emitter class B circuit,  $T_{\rm h} \leq 25^{\rm O}{\rm C}.$ 

Operation			P DR (W)						YL (mA/V)
c.w.	12.5	175	<15.8	50	<5.33	>5.0	>75	1.3 + j1.6	270 + j160

#### OUTLINE AND DIMENSIONS



Torque on nut: min. 23kg cm (2.3N m), max. 27kg cm (2.7N m)

Diameter of clearance hole in heatsink: max. 6.5mm


Note: Do not chamfer the edges of the mounting hole when removing burrs.


#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBOM</sub> max.	36	V
V <sub>CEO</sub> max.	18	V
V <sub>EBO</sub> max.	4.0	V
I <sub>C</sub> (AV) <sup>max</sup> .	8.0	A
I <sub>CM</sub> max. (f >1MHz)	20	Α
$P_{tot}$ max. (f >1MHz. $T_h \le 25^{\circ}C$ )	130	W
Temperature		
T <sub>stg</sub>	-65 to +200	°C






# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR


## **BLY90**


ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$  unless otherwise stated)

	,	Min.	Тур.	Max.	
V <sub>(BR)</sub> CBO	Collector-base breakdown voltage open emitter, $I_{\overline{C}} = 100 \text{mA}$	36	-	=	v
V <sub>(BR)</sub> CEO	Collector-emitter breakdown voltage open base, $\rm I_{\sc C}$ = $100 \rm mA$	18	-	-	v
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage open collector, $I_E = 25 \text{mA}$	4.0	-	-	v
Е	Transient energy L = 25mH, f = 50Hz				
	open base $-V_{BE} = 1.5V$ , $R_{BE} = 33\Omega$	8. 0 8. 0	-	-	mWs mWs
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 1.0A$ , $V_{CE} = 5.0V$	10	50	-	
$f_{T}$	Transition frequency $I_C = 6.0A$ . $V_{CE} = 10V$	-	550	-	MHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 15V$ , $f = 1MHz$	-	130	160	pF
-C <sub>re</sub>	Feedback capacitance $I_C = 200 \text{mA}$ . $V_{CE} = 15 \text{V}$	-	82	-	pF
Ccs	Collector-stud capacitance	-	3.5	-	pF


Component layout and printed circuit board for 175MHz test circuit








The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallised to serve as earth. Earth connections are made by means of hollow rivets.





INDICATED LOAD POWER
AS A FUNCTION OF OVERLOAD
(see note below)

### NOTE

The transistor is developed for use with unstabilised supply voltages. The above graph has been derived from an evaluation of the performance of transistors matched up to 50 watts load power in the circuit on page 5, and subsequently subjected to various voltage overloads and mismatch conditions with V.S. W. R. up to 50: 1 at a heatsink temperature of  $70^{\circ}$ C. This indicates a restriction to the load power matched under nominal conditions with varying supply voltages and V.S.W.R. in the recommended circuit.

#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT
MULLARD LIMITED
2 NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4XY.

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.

# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR


# BLY93A

N-P-N epitaxial planar transistor intended for use in class A, B and C operated mobile, industrial and military transmitters with a supply voltage of 28 V. The transistor is resistance stabilized. Every transistor is tested under severe load mismatch conditions. It has a  $\frac{1}{4}$ " capstan envelope with a moulded cap. All leads are isolated from the stud.

			QUI	CK RE	FEREN	CE DA	ТА		
R.F. perfe	ormano	e up to	T <sub>mb</sub> =		C in an s B circ		tralise	d common-	emitter
Mode of operation	V <sub>CC</sub>	f (MHz)	P <sub>S</sub> (W)	P <sub>L</sub> (W)	I <sub>C</sub> (A)	G <sub>p</sub>	n (%)	$\overline{\mathbf{z}}_{\mathbf{i}}$ ( $\Omega$ )	\ \overline{\bar{Y}_L} (mA/V)
c.w.	28	175	< 3.1	25	< 1.5	> 9	> 60	1.0+j1.2	57.7-j52.7

### MECHANICAL DATA

Dimensions in mm



Torque on nut: min. 15 kg cm
(1.5 Newton metres)
max. 17 kg cm
(1.7 Newton metres)

Diameter of clearance hole in heatsink: max. 5.0 mm.

Mounting hole to have no burrs at either end. De-burring must leave surface flat; do not chamfer or countersink either end of hole.

# RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

# Voltages

Collector-base voltage (open emitter)
peak value
Collector-emitter voltage (open base)
Emitter-base voltage (open collector)


max.	65	V
max.	36	V
max.	4	V
	max.	max. 36


## Currents

Collector	current (average)	
Collector	current (peak value) f > 1 M	Hz

## Power dissipation

Total power dissipation up to  $T_{mb} = 25$   $^{o}C$  f > 1 MHz





### Temperature

Storage temperature
Operating junction temperature

$T_{\sf stg}$	-30 to	+200	°С
$T_{j}$	max.	200	°C


## THERMAL RESISTANCE


$$R_{th j-mb}$$
 = 2.5  ${}^{o}C/W$   
 $R_{th mb-h}$  = 0.3  ${}^{o}C/W$ 

# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

# BLY93A

CHARACTERISTICS	r <sub>j</sub> = 25 °C ur	ıless otherw	ise spe	cified	
Breakdown voltages					
Collector-base voltage open emitter, $I_C = 50$	mA	v <sub>(B</sub>	R)CBO >	65	v
Collector-emitter voltage open base, I <sub>C</sub> = 50 mA		$v_{(B)}$	R)CEO >	36	v
Emitter-base voltage open collector; IE = 10	) mA	v <sub>(B</sub>	R)EBO >	4	v
Transient energy					
L = 25  mH; f = 50  Hz					
	open base $-V_{BE} = 1.5 \text{ V}; R_{BE} =$	E 33 Ω E	>		mWs mWs
D.C. current gain					
I <sub>C</sub> = 1 A; V <sub>CE</sub> = 5 V		hFF	typ 10	. 50 to 120	
Transition frequency					
$I_{C} = 3 A; V_{CE} = 20 V$		$f_{\mathrm{T}}$	typ	. 500	MHz
Collector capacitance at	f = 1 MHz				
$I_E = I_e = 0$ ; $V_{CB} = 30 \text{ V}$	7	$C_{\mathbf{c}}$	typ <		pF pF
Feedback capacitance at	f = 1 MHz				
$I_C = 100 \text{ mA; } V_{CE} = 30$	) V	-c <sub>re</sub>	•	. 31	pF
Collector-stud capacitan	ce	C <sub>cs</sub>	typ	. 2	pF






### APPLICATION INFORMATION

R. F. performance in c. w. operation (unneutralised common-emitter class B circuit)

$$V_{CC} = 28 \text{ V; } T_{mb} = 25 \, {}^{o}\text{C}$$

f(MHz)	P <sub>S</sub> (W)	$P_L$ (W)	I <sub>C</sub> (A)	G <sub>р</sub> (dВ)	n (%)	$\overline{\mathbf{z}}_{\mathbf{i}}$ ( $\Omega$ )	₹ <sub>L</sub> (mA/V)
175	< 3.1	25	< 1.5	> 9	> 60	1.0+j1.2	57.7-j52.7



C1 = 4 to 44 pF film dielectric trimmer

C2 = 2 to 22 pF film dielectric trimmer

C3 = C4 = 47 pF ceramic C5 = 100 pF ceramic

C6 = 150 nF polyester

C7 = 4 to 104 pF film dielectric trimmer

C8 = 4 to 64 pF film dielectric trimmer

L1 = 0.5 turn enamelled Cu wire (1.5 mm); int.diam.6 mm; leads 2x6 mm

L2 = 6 turns closely wound enamelled Cu wire (0.7 mm); int.diam.4 mm; leads 2 x 4 mm

L3 = L4 = ferroxcube choke

L5 = 3.5 turns enamelled Cu wire (1.5 mm); int.diam. 6 mm; leads 2x6 mm


L6 = 1.5 turns enamelled Cu wire (1.5 mm); int.diam. 6 mm; leads 2x6 mm

 $R1 = R2 = 10 \Omega$  carbon

Component lay-out for 175 MHz see page 6.

# APPLICATION INFORMATION (continued)


Component lay-out and printed circuit board for 175 MHz test circuit.



The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallised to serve as earth. Earth connections are made by means of hollow rivets.

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.





### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:


THE SERVICE DEPARTMENT
MULLARD LIMITED
2.NEW ROAD, MITCHAM JUNCTION
SURREY, CR4 4XY.

Silicon n-p-n planar epitaxial transistor intended for use in class A, B and C operated mobile transmitters with a 28V supply. It is designed to withstand severe load mismatch conditions.

The BLY94 is in a plastic-encapsulated stripline package with all leads isolated from the stud.

# QUICK REFERENCE DATA R.F. performance up to Th = 25°C in an un-neutralised common-emitter class B circuit. (W) (dB) (%) (MHz) (mA/V)175 c.w.

OUTLINE AND DIMENSIONS



Torque on nut: min. 23 kg cm (2.3 N m) max. 27 kg cm (2.7 N m)

Diameter of clearance hole in heatsink: max. 6.5mm

Note: Do not chamfer the edges of the mounting holes when removing burrs.

### RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical


V <sub>CBOM</sub> max.	65	v
V <sub>CEO</sub> max.	36	v
V <sub>EBO</sub> max.	4.0	v
I <sub>C(AV)</sub> max.	6.0	Α
$I_{CM}$ max. (f > 1MHz)	12	Α
$P_{tot}$ max. $(T_h \le 25^{\circ}C, f > 1MHz)$	130	W


### Temperature

T <sub>stg</sub>	-65 to +200	°c
T <sub>i</sub> max.	200	°c

# THERMAL CHARACTERISTICS

R <sub>th(j-mb)</sub>	1.35	degC/W
R <sub>th(mb-h)</sub>	0.2	degC/W






# N-P-N SILICON PLANAR EPITAXIAL V.H.F. TRANSISTOR

# **BLY94**

ELECTRICAL CHARACTERISTICS (T <sub>i</sub> = 25°C unless otherwise stated)						
	,	Min.	Typ.	Max.		
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage open emitter, $I_{C} = 100  \text{mA}$	65	-	-	v	
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage open base, $I_{C} = 100 \text{mA}$	36	-	-	v	
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage open collector, $I_E = 25 \text{mA}$	4.0	-	-	v	
E	Transient energy L=25mH, f=50Hz					
	open base	8.0	-	~	mWs	
	$-V_{\overline{BE}} = 1.5V, R_{\overline{BE}} = 33\Omega$	8.0	-	-	mWs	
h <sub>FE</sub>	Static forward current transfer ratio $_{\rm C}^{\rm C} = 1.0  \rm A, \ V_{\rm CE}^{\rm CE} = 5  \rm V$	10	-	120		
f <sub>T</sub>	Transition frequency $I_C = 6.0A$ , $V_{CE} = 20V$	-	500	-	MHz	
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 30V$ , $f = 1.0 MHz$	-	75	130	pF	
-C <sub>re</sub>	Feedback capacitance $I_C = 100 \text{mA}, \ V_{CE} = 30 \text{V}$	-	47	-	pF	
$^{\mathrm{C}}_{\mathrm{c}\mathbf{s}}$	Collector-stud capacitance	-	3.5	-	pF	


### APPLICATION INFORMATION (contd.)

Component layout on a printed circuit board for 175MHz test circuit



The underside of the epoxy fibre-glass board is completely metallised and serves as earth.

Earth connections are made by means of hollow rivets.



#### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled.

Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

#### DISPOSAL SERVICE

Devices requiring disposal may be returned to the Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case, advice is available from:

THE SERVICE DEPARTMENT MULLARD LIMITED 2 NEW ROAD, MITCHAM JUNCTION SURREY, CR4 4XY.

# N-P-N SILICON PLANAR V.H.F. TRANSISTOR

**BLY97** 

For details see data sheet for type BLY85

# For use as a PROGRAMMABLE UNIJUNCTION TRANSISTOR


The BRY39 is a planar p-n-p-n trigger device in a TO-72 metal envelope, intended for use in switching applications such as motor control, oscillators, relay replacement, timers, pulse shaper, trigger device, etc.

See also data on BRY39 as a Silicon Controlled Switch and as a Thyristor Tetrode.

	QUICK REFERENCE DATA			
V <sub>GaA</sub> max.	Anode gate to anode voltage	70	V	
I <sub>A</sub> max.	Anode current, d.c. $(T_{case} \le 85^{\circ}C)$	250	mA	
T <sub>j</sub> max.	Junction temperature	150	°C	
I <sub>P</sub>	Peak point current ( $V_S = 10V$ , $R_G = 10k\Omega$ )	<5.0	μΑ	
I <sub>V</sub>	Valley point current ( $V_S = 10V$ , $R_G = 10k\Omega$ )	>50	μΑ	

OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO -12A/SB4-3 J.E.D.E.C. TO -72



All dimensions in mm

03073

### Anode gate connected to case

Accessories available: 56246 (distance disc) and 56263 (cooling clip)

<sup>\*</sup>For the application of the BRY39 as a programmable unijunction transistor, cathode gate is not used.

# RATINGS

Limiting values of operation according to the absolute maximum system.


	trica	

	rectrical					
	${ m V}_{ m GaA}$ max.	Anode gate to an	node voltage		70	V
	I <sub>A</sub> max.	Anode current (	d.c.) T <sub>amb</sub> =	≤ <b>25<sup>0</sup></b> C	175	mA
			T <sub>case</sub> ≤	85°C	250	mA
	IARM max.	Repetitive peak $t = 10\mu s$ , $d = 0$ .		nt	2.5	A
	I <sub>ASM</sub> max.	Non-repetitive r t = 10 \mu s, T = 1		irrent	3.0	Α
	$\frac{dI_{A}}{dt}$	Rate of rise of a up to $I_A = 2.5A$	node current	:	20	A/μs
Т	emperature					
	Tstg	Storage tempera	ature		-65 to +20	0 °C
	T max.	Junction tempera	ature		150	o oC
THERM	IAL CHARACTE	RISTICS				
	R th(j-amb)	Thermal resistate to ambient, in f	-	ection	0.45	<sup>o</sup> C/mW
	R <sub>th(j-case)</sub>	Thermal resistate to case	ince from jur	iction	0.15	o <sub>C/mW</sub>
ELECT	RICAL CHARAC	TERISTICS (Tam	b = 25°C unle	ess otherwise	stated)	
			Min.	Тур.	Max.	
<sup>I</sup> P	Peak point c V <sub>S</sub> = 10V	urrent; $R_G = 10k\Omega$	-	-	5.0	μΑ
	$V_S = 10V$	$R_{G} = 1M\Omega$	-	-	1.0	μΑ
$^{\text{L}}_{\text{V}}$	Valley point		50			
	U	$R_{G} = 10k\Omega$	50	-	-	μΑ
	$v_S = 10V$	$R_{G} = 1M\Omega$	-	-	50	μΑ


### ELECTRICAL CHARACTERISTICS (contd.)

### Practical test circuit

- (1) Remove BCY71 for measurement of  $I_{\rm p}$
- (2) The value of R1 depends on the voltage range of the voltmeter used.



# Equivalent test circuit




BRY39 with "program" resistors R1 and R2

Equivalent test circuit for characteristics testing

D3075.1

Offset voltage (see graph on page 6)

$$V_{\text{offset}} = V_{P} - V_{S} (I_{A} = 0)$$




# ELECTRICAL CHARACTERISTICS (contd.)

Min. Typ. Max.


I<sub>GaAO</sub> Anode gate to anode leakage current

$$I_K = 0$$
,  $\dot{V}_{GaA} = 70V$  - - 10 nA



 $I_{GaKS}$  Anode gate to cathode leakage current

$$V_{AK} = 0, V_{GaK} = 70V$$
 - - 100 nA





$$V_A$$
 Anode voltage  $I_A = 100 \text{mA}$ 

$$V_{OM}$$
 Peak output voltage  $V_{AA} = 20V$ ,  $C = 0.2 \mu F$  t Rise time

Rise time  $V_{AA} = 20V, C = 10nF$ 











# SILICON P-N-P-N PLANAR TRANSISTOR


# **BRY39**















# For use as a SILICON CONTROLLED SWITCH

The BRY39 is a silicon planar p-n-p-n switch in a TO-72 metal envelope, intended as a driver for numerical indicator tubes and other switching applications. It is an integrated pnp-npn transistor pair, with all electrodes accessible. See also data on BRY39 as a Thyristor Tetrode and as a Programmable Unijunction Transistor.

	QUICK REFERENCE DATA				
-V <sub>EBO</sub>	Max. emitter-base voltage of the $P-N-P$ transistor (open collector)	70	v		
V <sub>CBO</sub>	Max. collector-base voltage of the N-P-N transistor (open emitter) $$	70	v		
-I <sub>ERM</sub>	Max. repetitive peak emitter current	2.5	Α		
P <sub>tot</sub>	Max. total dissipation ( $T_{amb} \le 25^{\circ}C$ )	275	mW		
T	Max. operating junction temperature	150	°C		
V <sub>AK</sub>	Forward on-state voltage $I_A = 50 \text{mA}$ , $I_{Ga} = 0$ , $R_{GkK} = 10 \text{k}\Omega$	<1.4	v		
I <sub>H</sub>	Holding current $I_{Ga} = 10\text{mA}, -V_{BB} = 2.0\text{V}, R_{GkK} = 10\text{k}\Omega$	<1.0	m.A		
ton	Turn-on time	<0.25	μs		
t q	Turn-off time	<5.0	μs		

### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-12A/SB4-3 J.E.D.E.C. TO-72



The collector of the n-p-n transistor (anode gate) is connected to the case Accessories available: 56246 (distance disc) and 56263 (cooling clip)

### RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical

	р-п-р	n-p-n	
V <sub>CBO</sub> max. (open emitter)	-70	<b>70</b> *	V
$V_{CER}$ max. $(R_{BE} = 10k\Omega)$	-	70*	V
V <sub>CEO</sub> max. (open base)	-70	-	V
V <sub>EBO</sub> max. (open collector)	-70*	5.0†	v
I <sub>E</sub> max. (d.c.)	175	-175	mA
$I_{ERM}$ max. (repetitive peak value, $t_p = 10\mu s$ , $d = 0.01$ )	2.5	-2.5	A
I <sub>C</sub> max. (d.c.)	-	175**	mA
I <sub>CM</sub> max. (peak value)	-	175‡	mA
$P_{\text{tot}}^{\text{max.}} (T_{\text{amb}} \leq 25^{\circ} \text{C})$	27	'5	mW
Temperature			
T max.	15	0	°C
T <sub>stg</sub> range	-65 to +20	00	°C

### THERMAL CHARACTERISTIC

R th (i-amb)	0 <b>.4</b> 5	<sup>o</sup> C/mW

<sup>\*</sup>In numerical indicator tube driver circuits higher voltages are allowed, provided the collector current does not exceed a d.c. value of 1.0mA.


†In numerical indicator tube driver circuits higher voltages are allowed during the discharge of a capacitor of a maximum value of 390pF, provided the charge does not exceed 50nC.

‡During switching on, the device can withstand the discharge of a capacitor of maximum value of 500pF. This capacitor is charged when the transistor is in cut-off condition, with a collector supply voltage of 160V and a series resistance of  $100k\Omega$ .

<sup>\*\*</sup>Provided the  $I_{\mbox{\scriptsize E}}$  rating is not exceeded.


# SYMBOLS AND EQUIVALENT CIRCUITS

P-N-P-N structure and a two transistor equivalent circuit



Silicon controlled switch

INDIVIDUAL N-P-N TRANSISTOR



# ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$ unless otherwise stated)

I	Collector cut-off current				
CER	$V_{CE} = 70V$ , $R_{BE} = 10k\Omega$	-	-	100	'nΑ
	$V_{CE} = 70V, R_{BE} = 10k\Omega, T_{j} = 150^{\circ}C$	~	-	10	μΑ
I <sub>EBO</sub>	Emitter cut-off current $I_C = 0$ , $V_{EB} = 5.0V$ , $T_i = 150^{\circ}C$	-	-	10	μΑ

Min. Typ. Max.

# ELECTRICAL CHARACTERISTICS (Contd.)

DEBC I MONE (	Similare remarks (conta.)				
INDIVIDUAL N	-P-N TRANSISTOR				
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	Min.	Тур.	Max.	
	$I_{C} = 10 \text{mA}$ , $I_{B} = 1.0 \text{mA}$	-	-	500	mV
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
	$I_C = 10 \text{mA}$ , $I_B = 1.0 \text{mA}$	~	-	900	mV
<sup>h</sup> FE	D.C. current gain $I_C = 10\text{mA}$ , $V_{CE} = 2.0\text{V}$	50	-	-	
f <sub>T</sub>	Transition frequency $I_C = 10 \text{mA}$ , $V_{CE} = 2.0 \text{V}$	-	300	-	MHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 20V$	-	-	5.0	pF
<sup>C</sup> Te	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 1.0V$	-	-	25	pF
INDIVIDUAL P-	N-P TRANSISTOR				
-I <sub>CEO</sub>	Collector cut-off current $I_B = 0$ , $-v_{CE} = 70V$ , $T_j = 150^{\circ}C$	-	-	10	μΑ
-I <sub>EBO</sub>	Emitter cut-off current $I_{C} = 0$ , $-V_{EB} = 70V$ , $T_{j} = 150^{\circ}C$	-	-	10	μΑ
h <sub>FE</sub>	D.C. current gain $I_E = 1.0 \text{mA}$ , $V_{CB} = 0$	0.25	-	2.5	
COMBINED DEV	/ICE				
$v_{AK}$	Forward on-state voltage $(R_{GkK} = 10k\Omega)$				
	$(R_{GKK} = 10k\Omega)$ $I_A = 50mA$ , $I_{Ga} = 0$	-	-	1.4	V
	$I_A = 50 \text{mA}$ , $I_{Ga} = 0$ , $T_j = -55^{\circ} \text{C}$	-	-	1.9	V
	$I_A = 1.0 \text{mA}$ , $I_{Ga} = 10 \text{mA}$	-	-	1.2	V
I <sub>H</sub>	Holding current $I_{Ga} = 10 \text{mA}, -V_{BB} = 2.0 \text{V},$				
	$R_{GkK} = 10k\Omega$	-	-	1.0	mA



μs


μs


ELECTRICAL CHARACTERISTICS (Contd.)  $(T_i = 25^{\circ}C)$  unless otherwise stated)

Switching times (see also page 7)

$$-V_{GkK} = 0.5V \text{ to } +V_{GkK} = 4.5V; R_{GkK} = 1.0k\Omega$$

$$R_{GkK} = 10k\Omega$$







Pulse duration increased until dashed curve disappears

$$R_{GkK} = 1.0k\Omega$$

$$R_{GkK} = 10k\Omega$$

$$R_{GkK} = 10k\Omega, T_i = 125^{\circ}C$$






# APPLICATION INFORMATION

Decade ring counter circuit with display ( $f \le 40kHz$ )


Operating ambient temperature  $T_{amb} = 0$  to  $70^{\circ}C$ 





The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.


# SILICON P-N-P-N PLANAR TRANSISTOR


# **BRY39**









































# For use as a THYRISTOR TETRODE


The BRY39 is a planar p-n-p-n device in a TO-72 metal envelope, intended for use in switching applications such as relay and lamp drivers, sensing network for temperature, etc.

See also data on BRY39 as a Silicon Controlled Switch and as a Programmable Unijunction Transistor.

QUICK REFERENCE DAT	A		
V <sub>D</sub> =V <sub>R</sub> max.	70	v	
V <sub>DRM</sub> =V <sub>RRM</sub> max.	70	v	
$I_{T}$ max. $(T_{case} \le 85^{\circ}C)$	250	m <b>A</b>	
$I_{TSM}$ max. $(t = 10\mu s, T_j = 150^{\circ}C)$	3.0	Α	
T max.	150	°C	
dI <sub>m</sub>			
$\frac{\mathrm{dI}_{\mathrm{T}}}{\mathrm{dt}}$ max.	20	A/μs	

#### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-12A/SB4-3 J.E.D.E.C. TO-72



Anode gate connected to case

Accessories available: 56246 (distance disc) and 56263 (cooling clip)

### RATINGS

Limiting values of operation according to the absolute maximum system.


Anada	+0	cathode	


mode to cathode			
$V_D = V_R \text{ max.}$	Continuous voltage	70*	V
$V_{DRM} = V_{RRM} max.$	Repetitive peak voltage	70*	V
$V_{DSM} = V_{RSM} max.$	Non-repetitive peak voltage	70*	V
I <sub>T</sub> max.	On-state current, d.c. $T_{amb} \leq 25^{\circ}C$ $T_{case} \leq 85^{\circ}C$	175 250	mA mA
I <sub>TRM</sub> max.	case —  Repetitive peak on-state current, $t = 10\mu s$ , $d = 0.01$	2.5	Α
I <sub>TSM</sub> max.	Non-repetitive peak on-state current, $t = 10\mu s$ , $T_j = 150^{\circ} C$ prior to surge		A
$\frac{\mathrm{dI}_{\mathrm{T}}}{\mathrm{dt}}$ max.	Rate of rise of on-state currafter triggering to $I_T = 2.5A$	rent 20	A/μs
Cathode gate to cathode			
V <sub>GkM</sub> max.	Reverse peak voltage	5.0	v
I <sub>GkM</sub> max.	Forward peak current	100	mA
Anode gate to anode			
${ m V}_{ m GaM}$	Reverse peak voltage	70	V
$^{\mathrm{I}}$ GaM	Forward peak current	100	mA
Temperature			
T <sub>stg</sub>	Storage temperature	-65 to +200	°C
T <sub>j</sub>	Junction temperature	150	°C
THERMAL CHARACTERISTICS			
R <sub>th(j-amb)</sub>	Thermal resistance from junction to ambient in free a	ir 0.45	o <sub>C/mW</sub>
R <sub>th(j-case)</sub>	Thermal resistance from junction to case	0. 15	o <sub>C/mW</sub>


<sup>\*</sup>These ratings apply for zero or negative bias on the cathode gate with respect to the cathode, and when a resistor  $R \leq 10k\Omega$  is connected between cathode gate and cathode.


ELECTRIC	CAL CHARACTERISTICS (T <sub>i</sub> = 25°C unless	otherwise	stated)		
Anode to c	athode	Min.	Тур.	Max.	
$v_{\overline{T}}$	On-state voltage I <sub>T</sub> = 100mA		-	1.4	v
$\frac{dV}{dt}$	Rate of rise of off-state voltage that will not trigger any device			See note	below
I <sub>RM</sub>	Peak reverse current $V_{RM} = 70V$ $V_{RM} = 70V$ , $T_j = 150^{\circ}C$	-	1.0	100	nΑ μΑ
I <sub>DM</sub>	Peak off-state current $V_{DM} = 70V$ $V_{DM} = 70V$ , $T_j = 150^{\circ}C$	-	1.0	100	nΑ μΑ
IH	Holding current $R_{\mbox{GkK}} = 10k\Omega, \ R_{\mbox{GaA}} = 220k\Omega$	-	-	250	μΑ
Cathode ga	te to cathode				
v <sub>GKT</sub>	Voltage that will trigger all devices $V_D^{-6}$	0.5	-	-	v
I <sub>GkT</sub>	Current that will trigger all devices $V_D^{-6}$	1.0	-	-	μΑ
Anode gate	to anode				
$v_{GaT}$	Voltage that will trigger all devices $V_D^{}=6V$	1.0	-	-	v
$I_{\text{GaT}}$	Current that will trigger all devices $V_D^{=6V}$ , $R_{GkK}^{=10k\Omega}$	100	-	-	μА
Switching o	characteristics				
ton	Turn-on time $(t_{on} = t_{d} + t_{r})$ $V_{D} = 15V$ , $I_{T} = 150 \text{mA}$ , $R_{GkK} = 10 \text{k}\Omega$	-	-	300	ns
toff	Circuit-commutated turn-off time $V_D = V_R = 15V$ , $I_T = 150mA$ , $R_{GkK} = 10kB$	Ω -	-	3.0	μs


Note: - The  ${\rm dV}_{\rm D}/{\rm dt}$  is unlimited when the anode gate lead is returned to the anode supply voltage through a current limiting resistor.















#### APPLICATION INFORMATION

Sensing network



R<sub>S</sub> must be chosen in accordance with the light, temperature, or radiation intensity to be sensed; its resistance should be of the same order as that of the potentiometer.

In the arrangement shown, a decrease in resistance of  $R_S$  triggers the thyristor, closing the relay that activates the warning system. If the positions of  $R_S$  and the potentiometer are interchanged, an increase in the resistance of  $R_S$  will trigger the thyristor.


Silicon planar epitaxial n-p-n transistors intended for use in driving very high speed core or semiconductor memories and for similar applications.

QUICK REFERENCE DATA			
	BSS40	BSS41	
V <sub>CBO</sub> max.	60	60	v
V <sub>CEO</sub> max.	40	30	v
I <sub>CM</sub> max.	1.0	1.0	Α
$P_{\text{tot}} = \max_{\text{max.}} (T_{\text{amb}} \le 25^{\circ}\text{C})$	360	360	mW
$h_{EE}$ min. (I <sub>C</sub> = 500mA, V <sub>CE</sub> = 1V)	25	25	
$V_{CE(sat)}^{TB} = 500mA, I_{B} = 50mA)$	0.5	0.5	v
$f_{T}$ min. $(I_{C} = 50 \text{mA}, V_{CE} = 10 \text{V})$	200	200	MHz
$t_{on}^{t} max. (-V_{BE(off)} = 2V, I_{C} = 500mA, I_{B(on)} = 50mA)$	35	35	ns
t max. $(I_C = 500\text{mA}, I_{B(on)} = -I_{B(off)} = 50\text{mA})$	45	45	ns

Unless otherwise stated data are applicable to both types

#### **OUTLINE AND DIMENSIONS**

Conforming to BS3934 SO-12A/SB3-6A J. E. D. E. C. TO-18



Collector connected to case

Accessories available: 56246, 56263

Limiting values of operation according to the absolute maximum system.

#### Electrical

			BSS4	0 B	SS41	
	V <sub>CBO</sub> max.		60		60	v
	V <sub>CEO</sub> max.		40		30	v
	V <sub>EBO</sub> max.			5.0		v
	I <sub>CM</sub> max.			1.0		Α
	max.			0.2		Α
	$P_{tot}^{max}$ , $T_{amb} \le 25^{\circ}C$			360		mW
Te	mperature					
	T stg			-65 to +200	)	°C
	T max.			200		°C
THERMA	L CHARACTERISTICS					
	R <sub>th(j-amb)</sub> (in free air)			480		°C/W
	R <sub>th(j-case)</sub>			150		°C/W
	ICAL CHARACTERISTICS (T <sub>i</sub> = 25°C unl	ess other	wise st	ated)		
	J		Min.	Тур.	Max.	
V(BR)CBC	Collector-base breakdown voltage $I_{C} = 100\mu\text{A}, I_{E} = 0$		60	-	-	v
	Collector-emitter breakdown voltag	e				
V <sub>(BR)CE</sub>	$I_C = 1.0 \text{mA}, R_{BE} = 50 \Omega$	BSS 40	60	-	-	v
(Bit)OL		BSS41	50	-	-	v
V <sub>(BR)CE</sub>	$I_{C} = 10 \text{mA}, I_{R} = 0$	BSS40	40	-	-	v
(511)52	<i>y</i>	BSS41	30	-	-	v
V <sub>(BR)EBC</sub>	Emitter-base breakdown voltage $I_{E} = 100\mu A, I_{C} = 0$		5.0	-	-	v
I <sub>CER</sub>	Collector cut-off current					
	$V_{CE} = 40V, R_{BE} = 50\Omega$		-	-	1.0	μA
	$V_{CE} = 40, R_{BE} = 50\Omega, T_j = 150^{\circ}C$		-	-	1.0	mA
-I <sub>BEX</sub>	Base cut-off current	DCC 40			1.0	^
	$-V_{BE} = 4.0V$ , $V_{CE} = 40V$	BSS 40	-	-	1.0	μΑ
	$-V_{BE} = 4.0V$ , $V_{CE} = 30V$	BSS41	-	-	1.0	μΑ


ELECTRICAL	CHARACTERISTICS	(contd.)	
------------	-----------------	----------	--


		Min.	Тур.	Max.	
V <sub>CE(sat)</sub>	*Collector-emitter saturation voltage $I_C = 150 \text{mA}$ , $I_B = 10 \text{mA}$	-	-	0.3	v
	$I_C = 500 \text{mA}$ , $I_B = 50 \text{mA}$	-	-	0. 5	V
V <sub>BE(sat)</sub>	*Base-emitter saturation voltage $I_C = 150 \text{mA}, I_B = 10 \text{mA}$	-	-	1.0	v
	$I_C = 500 \text{mA}, I_B = 50 \text{mA}$	-	-	1.2	v
$^{\rm h}_{ m FE}$	*Static forward current transfer ratio $I_{\rm C} = 150 {\rm mA}$ , $V_{\rm CE} = 1.0 {\rm V}$	30	-	-	
	$I_C = 500 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	25	-	-	
$f_{T}$	Transition frequency $I_C = 50 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 100 \text{MHz}$	200	-	-	MHz
C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1.0MHz$	-	-	10	pF
C <sub>Te</sub>	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 0.5V$ , $f = 1.0MHz$	-	-	50	pF
Switching cl	naracteristics (see test circuits on page 4)				
ton	Turn-on time when switched from $V_{BE(off)} = 2V \text{ to } I_{C} = 500\text{mA}, I_{B(on)} = 50\text{mA}$	-	-	35	ns
toff	Turn-off time when switched from $I_C = 500 \text{mA}$ , $I_{B(\text{on})} = 50 \text{mA}$ to cut-off				
	with $-I_{B(off)} = 1.0 \text{mA}$	-	-	250	ns
	with ${}^{-1}B(off) = 50mA$	-	-	45	ns
t <sub>s</sub>	Storage time when switched from $I_C = 500 \text{mA}$ , $I_{B(\text{on})} = 50 \text{mA}$ to cut-off				
	with $-I_{B(off)} = 50 \text{mA}$	10	-	-	ns

<sup>\*</sup>Measured under pulsed conditions  $t_p = 300 \mu \text{s}\,, \ d = 0.01$ 

#### ELECTRICAL CHARACTERISTICS (contd.)

#### Turn-on time test circuit








	BSS 40, BSS 41					t	n		toff			
I <sub>C</sub> (mA)	I B(on) (mA)	<sup>-I</sup> B(off) (mA)	V CC (V)	R <sub>1</sub> (Ω)	R <sub>2</sub> (Ω)	R <sub>3</sub> (Ω)	R <sub>4</sub> (Ω)	-V <sub>BB</sub> (V)	V in (V)	+V <sub>BB</sub>	V in (V)	-V <sub>D</sub>
500	50	50	30	375	400	56	60	4	24. 75	16.7	37.5	3
500	50	1	30	750	ω	56	60				37.5	


#### Pulse generator


Pulse duration  $t_p \ge 500 ns$  Fall time  $t_f \le 5 ns$ Rise time  $t_r \le 5 ns$  Source impedance  $R_S = 500$ 
































Silicon n-p-n planar Darlington transistors for industrial switching applications e.g. print hammer, solenoid, relay and lamp driving. Encapsulated in a TO-39 envelope with the collector connected to the can.


QUICK REFE	RENCE DA	TA		
	BSS 50	BSS51	BSS52	
V <sub>CBO</sub> max.	60	80	100	V
V <sub>CE</sub> max.	45	60	80	V
I max.	1.0	1.0	1.0	Α
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$	0.8	0.8	0.8	W
$P_{tot}$ max. $(T_{case} \le 25^{\circ}C)$	5.0	5.0	5.0	W
$h_{FE}$ min. ( $I_{C} = 500 \text{mA}$ , $V_{CE} = 10 \text{V}$ )	1500	1500	1500	
$V_{CE(sat)}^{max.} (I_{C} = 1.0A, I_{B} = 1.0mA)$	-	1.6	-	V
$V_{CE(sat)}^{max.}$ (I <sub>C</sub> = 1.0A, I <sub>B</sub> = 4.0mA)	1.6	-	1.6	V
$t_{off}$ typ. $(I_{C} = 500 \text{mA})$				
$I_{B(on)} = -I_{B(off)} = 0.5 mA$	1.0	1.0	1.0	μs

Unless otherwise stated data are applicable to all types

#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO -3/SB3 -3B J. E. D. E. C. TO -39

Collector connected to the envelope



Max. lead diameter is only guaranteed for 12.7mm from the can.

Accessories available: 56218, 56245, 56265

Limiting values of operation according to the absolute maximum system.

#### Electrical

	CCLLIC	**						
			В	SS50	BSS51		BSS52	
	V <sub>CBO</sub>	max.		60	80		100	v
	*V <sub>CE</sub>	max.		45	60		80	V
	VEBO	max.		5.0	5.0	ı	5.0	V
	I <sub>C</sub>	max.		1.0	1.0	١	1.0	Α
	I <sub>CM</sub>	max.(peak value)		2.0	2.0	1	2.0	Α
	I <sub>B</sub>	max.		0.1	0.1		0.1	Α
		$max. (T_{amb} \le 25^{\circ}C$	)	0.8	0.8		0.8	w
	tot	(T <sub>case</sub> ≤ 25°C	:)	5.0	5.0	ı	5.0	w
Те	empera	ture						
	Tstg	range			-65 to	+200		°C
	T i	max.			200			°C
THERM	AL CH	ARACTERISTICS						
	R <sub>th(j</sub> -	amb)			220			°C/W
	R <sub>th(j</sub> -				35			°C/W
DI DOTT			/T = 25 <sup>0</sup>	ם מוחות	a othomuiao	ntatad\		
ELECTI	CICAL	CHARACTERISTICS	j -23 C	, untes				
					Min.	Тур.	Ma <b>x.</b>	
I <sub>CBO</sub>		etor cut-off current 45V, I <sub>E</sub> = 0	BSS 50		_	_	50	nА
		60V, $I_{E} = 0$	BSS51		-	_	50	nA
		80V, $I_{E} = 0$	BSS 52		-	-	50	nA
I <sub>EBO</sub>		er cut-off current 4.0V, I <sub>C</sub> =0			-	-	50	nА
$^{\rm h}$ FE		forward current tra 50mA, V <sub>CE</sub> = 10V	nsfer rati	0	1500	_	-	
	_	OmA, V <sub>CE</sub> = 10V			1500	-	-	

<sup>\*</sup>External  $\boldsymbol{R}_{\mbox{\footnotesize{BE}}}$  not to exceed value shown on page 5.

## N-P-N SILICON PLANAR DARLINGTON TRANSISTORS

BSS50 BSS51 BSS52

ELECTRICAL CHARACTERISTICS (Cont'd)


				Min.	Тур.	Max.	
V <sub>CE(sat)</sub>		mitter satura I <sub>R</sub> =0.5mA	tion voltage	-	-	1.3	v
	$I_{C} = 1.0A$ ,	$I_B = 1.0 \text{mA}$	BSS 51	-	-	1.6	v
		$I_B = 4.0 \text{mA}$	BSS 50	-	-	1.6	v
		_	BSS 52	-	-	1.6	v
	$I_C = 500 \text{mA}$ ,	$I_B = 0.5 \text{mA}$ ,	$T_i = 200^{\circ}C$	-	-	1.3	v
	$I_{C} = 1.0A$ , $I_{C} = 1.0A$ ,	$I_{B} = 1.0 \text{mA},$ $I_{B} = 4.0 \text{mA},$	$T_{i} = 200^{\circ}C$ BSS 51 $T_{i} = 200^{\circ}C$	-	-	2.3	v
	C	В	BSS 50	-	-	1.6	v
			BSS 52	-	-	1.6	v
V <sub>BE(sat)</sub>	Base-emitte $I_C = 500 \text{mA}$ ,	er saturation I <sub>B</sub> =0.5mA	voltage 1)	-	-	1.9	v
	$I_C = 1.0A$ ,	$I_B = 1.0 \text{mA}$	BSS51	~	-	2.2	v
	$I_C = 1.0A$ ,	$I_B = 4.0 \text{mA}$	BSS 50	-	-	2.2	V
			BSS52	-	-	2.2	v
V <sub>BE</sub>	Base-emitte	$V_{CE} = 10V$		1.4	1.45	1.55	v
	$I_C = 500 \text{mA}$ ,	$V_{CE} = 10V$		1.5	1.55	1.65	V
<sup>h</sup> fe		forward cur V <sub>CE</sub> = 5.0V,	rent transfer f=35MHz	ratio 7.5	10	-	
Saturated s	witching time I <sub>C</sub> = 500mA,	es I <sub>B(on)</sub> = -I <sub>B(o</sub>	ff) = 0.5mA				
ton	Turn-on tim	ie		-	-	400	ns
t	Turn-off tim	ne		-	1.0	2.0	μs
on.	$I_C = 1.0A$ , $I_T$	$B(on) = -I_{B(off)}$	=1.0mA				
t <sub>on</sub>	Turn-on tim	ie		-	-	400	ns
toff	Turn-off tin	ne		-	1.0	2.0	μs

Notes: 1)  $V_{\mbox{BE(sat)}}$  decreases by about 2.5mV/ $^{\mbox{O}}$ C with increasing temperature.


<sup>2)</sup>  $V_{\mbox{\footnotesize{BE}}}$  decreases by about 3.5mV/ $^{\mbox{\footnotesize{O}}}\mbox{\footnotesize{C}}$  with increasing temperature.


#### MEASUREMENT OF SATURATED SWITCHING TIMES


Test circuit for 500mA switching.




#### Switching waveforms













# N-P-N SILICON PLANAR DARLINGTON TRANSISTORS


BSS50 BSS51 BSS52















Silicon n-p-n planar epitaxial transistor in a microminiature plastic envelope, intended for high-speed switching in thin and thick film circuits.

QUICK REFERE	NCE DATA		
V <sub>CBO</sub> max.		20	v
V max.		20	V
.V <sub>CEO</sub> max.		12	V
I max.		200	mA
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$		200	mW
T <sub>j</sub> max.		150	$^{\circ}$ C
$h_{FE}^{at I}_{C} = 10mA$ , $V_{CE} = 1V$		40-120	
$I_{C} = 50 \text{mA}$ , $V_{CE} = 1 \text{V}$	min.	25	
$f_{T}$ at $I_{C}$ = 10mA, $V_{CE}$ = 10V,			
f = 100MHz	min.	400	MHz
	typ.	500	MHz
$t_s$ max. at $I_C = I_{B(on)} = -I_{B(off)} = 10m.$	Α	13	ns



All dimensions in millimetres
Plan view from above

Limiting values of	operation according	to the absolute	maximum system.
--------------------	---------------------	-----------------	-----------------

#### Electrical

$v_{CBO}$	max.	20	v
VCES	max.	20	v
VCEO	max. $(I_C = 10\text{mA})$	12	V
V <sub>EBO</sub>	max.	5.0	v
I C	max.	100	mA
I <sub>CM</sub>	max.	200	mA
P	max. $T_{amb} \le 25^{\circ}C$ , mounted on a ceramic		
	substrate of $7 \times 5 \times 0$ . 5mm	200	mW
`emperatu	ro		

#### Temperature

T <sub>stg</sub>		-65 to +150	$^{\circ}$ C
T <sub>j</sub>	max.	150	°C

#### THERMAL CHARACTERISTICS

R th(j-amb)	Thermal resistance between junction		
th(J-amb)	and ambient, the device mounted on		•
	a ceramic substrate of $7 \times 5 \times 0.5$ mm	0.62	OC/mW

### ELECTRICAL CHARACTERISTICS (T $_{j}$ = 25 $^{\circ}$ C unless otherwise stated)

		Min.	Тур.	Max.	
Iano	Collector cut-off current				
CBO	$I_E = 0$ , $V_{CB} = 10V$		=	100	nΑ
	$I_{E} = 0$ , $V_{CB} = 10V$ , $T_{j} = 125^{\circ}C$	-	-	5.0	μΑ
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
CL(Sat)	$I_{C} = 10 \text{mA}, I_{B} = 0.3 \text{mA}$	-	-	300	mV
	$I_C = 10 \text{mA}$ , $I_B = 1.0 \text{mA}$	-	-	<b>2</b> 50	mV
	$I_{C} = 50 \text{mA}$ , $I_{B} = 5.0 \text{mA}$	-	-	400	mV
V BE(sat)	Base-emitter saturation voltage				
BE(sat)	$I_C = 10 \text{mA}$ , $I_B = 1.0 \text{mA}$	700	-	850	mV
	$I_C = 50 \text{mA}$ , $I_B = 5.0 \text{mA}$	-	-	1.2	V
$^{\rm h}_{ m FE}$	Static forward current transfer ratio				
re	$I_{C} = 1.0 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	25	-	-	
	$I_C = 10 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	40	-	120	
	$I_C = 50 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	<b>2</b> 5	-	-	
f <sub>T</sub>	Transition frequency				
1	$I_{C} = 10 \text{mA}, V_{CE} = 10 \text{V}, f = 100 \text{MHz}$	400	500	-	MHz

# μ min. N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR

### BSV52R


#### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Тур.	Max.	
C <sub>Tc</sub>	Collector capacitance $I_{E} = I_{e} = 0, V_{CB} = 5.0V,$ $f = 1.0MHz$	_	_	4.0	n.F
C <sub>Te</sub>	Emitter capacitance	-	-	4.0	pF
-Te	$I_{C} = I_{c} = 0, V_{EB} = 1.0V,$ f = 1.0MHz	-	-	4.5	pF

#### SWITCHING CHARACTERISTICS

$$t_s$$
 Storage time  $(I_C = I_{B(on)} = -I_{B(off)} = 10mA)$  - - 13 ns

Test circuit and waveforms



Pulse generator:


 $Z_s = 50\Omega$   $t_r < 1.0 \text{ ns}$   $t_p > 300 \text{ ns}$ d < 0.02 Oscilloscope:

$$Z_{in} = 50\Omega$$
  
 $t_r < 1.0 \text{ ns}$ 

D5725

		Min.	Тур.	Max.	
ton	Turn-on time when switched from $-V_{BE} = 1.5V \text{ to } I_{C} = 10\text{mA},$				
	$I_B = 3\text{mA}$ , $-V_{BB} = 3V$ , $V_{in} = 15V$	-	-	12	ns
toff	Turn-off time when switched from $I_C = 10 \text{mA}$ , $I_B = 3 \text{mA}$ , to cut-off with		-	18	ns
	$^{-I}_{B(off)} = 1.5 \text{mA}, V_{BB} = 12 \text{V}, -V_{in} = 15$	V			

Test circuit and waveforms



Pulse generator:

 $Z_s = 50\Omega$   $t_r < 1.0 \text{ ns}$  $t_p > 300 \text{ ns}$ 


d < 0.02


Oscilloscope:


 $Z_{in} = 50\Omega$  $t_r < 1.0 \text{ ns}$ 


D 5726


# μ min. N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR






























N-P-N silicon planar epitaxial transistor, with good high current saturation characteristics, primarily intended for use as a print hammer drive.

QUICK REFERENCE DATA		
V <sub>CBO</sub> max.	100	v
V <sub>CEO</sub> max.	60	v
I <sub>CM</sub> max.	5.0	Α
$P_{tot}^{max}$ . $(T_{case} \le 50^{\circ}C)$	5.0	W
$h_{FE}^{min}$ min. $(I_{C}^{=2.0A}, V_{CE}^{=2.0V})$	40	
$f_{T} \text{ typ.}$ $(I_{C} = 0.5A, V_{CE} = 5.0V,$		
$f = 35MHz$ , $T_{amb} = 25^{O}C$ )	100	MHz
$t_{off} \text{ max.}  (I_C = 5.0A, I_{B(on)} = -I_{B(off)} = 0.5A)$	1.2	μs

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3A

J.E.D.E.C. TO-39



Collector connected to case

The maximum lead diameter is guaranteed only for 12.7mm.

Limiting values of operation according to the absolute maximum system.

<b>D</b> 1	lectrical	
H:	lectrical	

V <sub>CBO</sub> max.	100	V
$V_{CER}^{max}$ . $(R_B \le 50\Omega)$	80	V
V <sub>CEO</sub> max.	60	V
V <sub>EBO</sub> max.	5.0	v
I <sub>CM</sub> max.	5.0	A
I <sub>C</sub> max.	2.0	Α
I <sub>B</sub> max.	1.0	A
P <sub>tot</sub> max. T <sub>case</sub> ≤ 50 °C	5.0	W

#### Temperature

T <sub>stg</sub>	-55 to +175	°C
T max.	+175	°C

#### THERMAL CHARACTERISTIC

R <sub>th/i-case</sub> max.	25	degC/W
th(i-case)		

### ELECTRICAL CHARACTERISTICS (at $T_j = 25^{\circ}\text{C}$ unless otherwise stated)

	·	Min.	Typ.	Max.	
IСВО	Collector cut-off current $V_{CB}^{=60V}$ , $I_{E}^{=0}$	-	-	10	μΑ
I <sub>EBO</sub>	Emitter cut-off current $V_{EB} = 4.0V$ , $I_{C} = 0$	-	-	10	μΑ
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 2.0A$ , $V_{CE} = 2.0V$	40	-	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 5.0A$ , $I_B = 0.5A$	-	-	1.0	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage $I_C = 5.0A$ , $I_B = 0.5A$	-	-	1.8	v
$c_{Tc}$	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ , $f = 1.0 MHz$	-	-	80	pF

### N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR

**BSV64** 

ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.	
f <sub>T</sub>	Transition frequency $I_{C}$ = 0.5A, $V_{CE}$ = 5.0V, f = 35MHz, $T_{amb}$ = 25°C	-	100	-	MHz
Saturated switching times $I_{C} = 5.0A, I_{B(on)} = -I_{B(off)} = 0.5A,$ $V_{BE(off)} = 2.0V$					
ton	Turn-on time	-	-	0.6	μs
t off	Turn-off time	-	-	1.2	μs


#### SOLDERING AND WIRING RECOMMENDATIONS


- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should, if possible, bekept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.


#### DERATING AGAINST MOUNTING-BASE TEMPERATURE


The maximum permissible power for selected pulse widths and/or mounting-base temperature can be obtained from the graphs on pages 5,6 and 7, where the  $P_{max}$  value for  $T_{mb} \leq 50\,^{o}C$  is calculated from the line of constant power (i.e. that part of the curve which has a slope of -1), on the relevant  $I_{C}$  versus  $V_{CE}$  curve.


For mounting-base temperatures in excess of  $50^{\circ}\text{C}$ , the constant power line BC in figures 2A and 2B is reduced to the % of  $P_{max}$  as read from the %  $P_{max}$  versus  $P_{max}$  aread from the %  $P_{max}$  versus  $P_{max}$  aread from the %  $P_{max}$  versus  $P_{max}$  aread from the %  $P_{max}$  versus  $P_{max}$  for the higher temperature is defined either by the points A B' D' D E in figure 2A, or by the points A B' D' E in figure 2B. The second-breakdown power line is only modified by the intersection point D' and is not adjusted against temperature in any other way.




























# N-P-N SILICON PLANAR EPITAXIAL TRANSISTOR

# **BSV64**






Silicon planar epitaxial transistor intended for anode switching in dynamically driven numerical indicator tubes.

QUICK REFERENCE DATA	A	
$-V_{CER}^{max}$ . $(R_{BE}^{=10k\Omega})$	110	V
<sup>-V</sup> CEO <sup>max</sup> .	100	v
-I <sub>CM</sub> max.	100	mA
$P_{tot}^{max}$ . $(T_{amb} \le 25^{\circ}C)$	250	mW
T <sub>j</sub> max.	150	°C
$h_{FE}^{T}$ min. $(-I_{C} = 25mA, -V_{CE} = 5V)$	30	
$f_{T}$ typ. $(-I_{C} = 25 \text{mA}, -V_{CE} = 5V, f = 35 \text{MHz})$	95	MHz

#### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-12A/SB3-6A J.E.D.E.C. TO-18



Viewed from underside

#### Connections:

- 1. Emitter
- 2. Base
- 3. Collector connected to envelope

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

$^{-V}_{\mathrm{CBO}}$ max. $(^{-I}_{\mathrm{C}} = 10\mu\mathrm{A})$	110	V
$-V_{CER}$ max. $(-I_{C} = 10\mu A, R_{BE} = 10k\Omega)$	110*	v
$-V_{CEO}$ max. $(-I_{C} = 100\mu A)$	100	v
$-V_{EBO}^{max}$ . $(-I_{E}^{=10\mu A})$	6.0	v
$^{-\mathrm{I}}\mathrm{_{C}}$ max.	100	mA
<sup>-I</sup> CM <sup>max</sup> .	100†	mA
-I <sub>BM</sub> max.	100	mA
$P_{tot}^{max}$ . $(\Gamma_{amb}^{2} \le 25^{\circ}C)$	250	mW
Temperature		
T stg	-65 to +150	°C
T <sub>j</sub> max.	150	°C

#### THERMAL CHARACTERISTIC

$$R_{\mbox{th(j-amb)}}$$
 0.5 degC/mW

# ELECTRICAL CHARACTERISTICS ( $T_i = 25^{O}C$ unless otherwise stated)

	·	Min.	Typ.	Max.	
-I <sub>CBO</sub>	Collector-base cut-off current $I_E = 0$ , $-V_{CB} = 100V$ , $T_j = 70^{\circ}C$	<u>-</u>	-	10	μΑ
-I <sub>CER</sub>	Collector-emitter cut-off current $-V_{CE}^{}=110V$ , $R_{BE}^{}=10k\Omega$	-	-	10	μΑ
-I <sub>EBO</sub>	Emitter-base cut-off current $I_C = 0$ , $-V_{EB} = 6V$	~	-	10	μΑ

<sup>\*</sup>The transistor may be operated in the breakdown region, provided the collector current does not exceed  $10\mu A$  at  $T_{amb}^{-} = 70^{\circ} C$ .

It can withstand an inductive load of 4mH in series with a resistance of  $4k\Omega,\ combined$  with a collector current of 25mA before switching-off.

†The transistor can withstand a capacitive load of 100pF, combined with a collector voltage equal to  $-V_{\rm CFR}$  before switching-on.


# P-N-P SILICON PLANAR **EPITAXIAL TRANSISTOR**


FIFCTRICAL CHARACTERISTICS (contd.	ECTRICAL CHARACTERIS	TICS	(contd.	١
------------------------------------	----------------------	------	---------	---

CTRICAL C	HARACTERISTICS (contd.)				
		Min.	Typ.	Max.	
-V <sub>CE(sat)</sub>	Collector-emitter saturation vo ${}^{-I}C^{=25\text{mA}}$ , ${}^{-I}B^{=2.5\text{mA}}$	oltage -	-	250	mV
-V <sub>BE(sat)</sub>	Base-emitter saturation voltage $^{-1}C = 25 \text{mA}$ , $^{-1}B = 2.5 \text{mA}$	e -	-	900	mV
h <sub>FE</sub>	Static forward current transfer ratio	30	-	_	
	$-I_{C} = 10 \text{mA}, -V_{CE} = 5V$ $-I_{C} = 25 \text{mA}, -V_{CE} = 5V$	30	-	~	
$^{\mathrm{C}}\mathrm{_{Tc}}$	Collector capacitance $I_{E} = I_{e} = 0, -V_{CB} = 10V, f = 1M$	MHz -	-	5.0	pF
f <sub>T</sub>	Transition frequency $^{-1}C^{=25\text{mA}}, ^{-1}C^{=5}V$ ,				
	f = 35MHz	50	95	-	MHz
	15	D20	70		
	C <sub>TC</sub> (pF)	T <sub>j</sub> = 25°C I <sub>E</sub> = I <sub>e</sub> = 0 f = 1MHz			
	10				
	5 typ				

10


-V<sub>CB</sub> (V)







# **BSV68**



## RATINGS

 $I_{\mathrm{DSS}}$ 

<sup>-V</sup><sub>(P)GS</sub>

Drain current

 $V_{DS} = 15V$ ,  $V_{GS} = 0$ 

Gate-source cut-off voltage  $I_D = 1nA$ ,  $V_{DS} = 15V$ 

Limiting values of operation according to the absolute maximum system	Limiting values	of operation	according to	the absolute	maximum system.
---	-----------------	--------------	--------------	--------------	-----------------

Electrical						
V <sub>DS</sub> max.	Drain-source voltage			40		v
V <sub>DGO</sub> max.	Drain-gate voltage (open so	ource)		40		v
-V <sub>GSO</sub> max.	Gate-source voltage (open o	drain)		40		V
$I_{G}^{max}$ .	Forward gate current			50		mA
Ptot max.	Total power dissipation, T	$_{\rm amb} \le 25^{\rm O}{\rm C}$		350		mW
Temperature						
${ m T}_{ m stg}$	Storage temperature			-65 to +	200	°C
T max.	Junction temperature			175		°C
THERMAL CHARACTERISTICS						
R <sub>th(j-amb)</sub>	Thermal resistance from juto ambient in free air	inction		0.43	degC	/mW
ELECTRICAL CHARACTERISTICS (T <sub>i</sub> = 25° unless otherwise stated)						
	,	Min.	Тур.	M	ax.	
$^{-1}_{GSS}$ Gate cut-off $^{-1}_{GS} = 20 \text{ V}$	$V, V_{DS} = 0$	-	-		. 25	nΑ
$-V_{GS} = 20V$	$V_{\rm DS} = 0$ , $T_{\rm j} = 150^{\rm O}$ C		-	0	.5	$\mu$ A
I <sub>D</sub> Drain cut-of		_	_	0	. 25	nA
	$V_{i} - V_{GS}^{-12V}$ $V_{i} - V_{GS}^{-12V}$ , $T_{j}^{-150^{\circ}C}$	-	-		. 5	μA

BSV78

BSV79

BSV80

BSV78

BSV79

BSV80

50

20

10

3.75

2.0

1.0

mA

mA

mA

V

v

v

11

7.0

5.0

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

BSV78 BSV79 BSV80

ELECTRICAL	CHARACTERISTICS	(contd.)	
------------	-----------------	----------	--

Delay time

Rise time

Turn-on time

			Min.	Typ.	Max.	
-v <sub>GS</sub>	Gate-source voltage					
db	$I_{D} = 1.5 \mu A, V_{DS} = 15V$	BSV78	3.5	-	10	v
		BSV79	1.75	~	6.0	V
		BSV80	6.75	_	4.0	v
V <sub>DS(on)</sub>	Drain-source 'on' voltage					
D9(0II)	$I_{D} = 20 \text{mA}, V_{GS} = 0$	BSV78	-	-	500	mV
	$I_{D} = 10 \text{ mA}, \ V_{GS} = 0$	BSV79	-	-	400	mV
	$I_D = 5 \text{mA}, V_{GS} = 0$	BSV80	-	, <del>-</del>	325	mV
r DS(on)	Drain-source 'on' resistance	ee				
DS(OII)	$I_{D} = 0$ , $V_{GS} = 0$ , $f = 1kHz$	BSV78	-	-	25	Ω
		BSV79	-	-	40	Ω
		BSV80	-	-	60	Ω
	ers at $f = 1MHz$ (common source = 10V, $V_{DS} = 0$	rce)				
Cis	Input capacitance		-	-	10	pF
-C <sub>rs</sub>	Feedback capacitance		-	-	5	pF
Switching c	haracteristics (see test circ	uit on page 4)				
Turn-on tir	me when switched from:					
−V <sub>GS</sub>	$_{M} = 11V \text{ to } I_{D} = 20 \text{ mA}, \ V_{DD} =$	10V (BSV78)				
-V <sub>GS</sub>	$M = 7V \text{ to } I_D = 10 \text{ mA}, \ V_{DD} = 1$	0V (BSV79)				
-v <sub>GS</sub>	$_{M} = 5V \text{ to } I_{D} = 5\text{mA}, \ V_{DD} = 10$	V (BSV80)				
			BSV78	BSV79	BSV80	

max.

max.

max.

5.0

5.0

10

10

5.0

15

8.0

7.0

15

ns

ns

ns

## Switching characteristics (contd.)


Turn-off time when switched from:


$$\begin{split} &I_{D} = 20 \text{mA to } -V_{GSM} = 11 \text{V}, \ \ V_{DD} = 10 \text{V (BSV78)} \\ &I_{D} = 10 \text{mA to } -V_{GSM} = 7 \text{V}, \quad V_{DD} = 10 \text{V (BSV79)} \\ &I_{D} = 5 \text{mA to } -V_{GSM} = 5 \text{V}, \quad V_{DD} = 10 \text{V (BSV80)} \end{split}$$

		B2 / 19	B26 13	B26.90	
t <sub>f</sub>	Fall time	6.0	10	20	ns
t <sub>s</sub>	Storage time	4.0	5.0	5.0	ns
t off	Turn-off time	10	15	25	ns

Test circuit:

Input and output waveforms:





$$R_{L} = \frac{10 - V_{DS(on)}}{I_{D(on)}} - 51\Omega$$

$$R_{L} = \frac{BSV78}{424} \begin{vmatrix} BSV79 & BSV80 \\ 909 & 1885 \end{vmatrix}$$

Pulse generator:


$$R_i = 50\Omega$$
 $t_r < 0.5ns$ 
 $t_f < 5ns$ 


Oscilloscope:


$$R_i = 50\Omega$$
 $t_r < 1ns$ 
 $t_f < 1ns$ 

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

BSV78 BSV79 BSV80








# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

BSV78 BSV79 BSV80



Depletion type, insulated gate, field effect transistor in a TO-72 metal envelope, with the substrate connected to the case. It is intended for chopper and other special switching applications e.g. timing circuits, multiplex circuits etc.


The BSV81 features a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

QUICK REFERENCE DATA		
$r_{DS(on)}$ max. $(V_{DS}=0, V_{GS}=5V,$		
$V_{BS} = 0, f = 1kHz$	50	Ω
$r_{DS(off)}^{min}$ , $(V_{DS}^{=10V}, -V_{GS}^{=5V}, V_{BS}^{=0})$	10	$\mathbf{G}\Omega$
$-C_{rs}$ max. $(-V_{GS} = 5V, V_{DS} = 0,$		
$I_{B} = 0, f = 1MHz$	0.5	pF
$-C_{rd}^{max}$ max. $(-V_{GD}^{=5}V, V_{SD}^{=0},$		
$I_{\mathbf{B}} \approx 0, \ \mathbf{f} = \mathbf{1MHz}$	1.2	pF

#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO-12A/SB4-3 J. E. D. E. C. TO-72

# C1 D1 D2 C2 C3 C3



Viewed from underside

#### Millimetres

	Min.	Nom.	Max.
Α ΄	4.53	-	4.8
В	4.66	-	5.33
C1	-	-	0.51
C2	12.7	-	-
C3	12.7	-	15
D1	-	-	1.01
$\mathbf{D}2$	0.41	-	0.48
D3	-	-	0.53
E	0.84	-	1.17
F	0.92	-	1.16
G	-	2.54	-
H	5.31	-	5.84

## Connections

- 1. Drain
- 3. Gate
- 2. Source
- 4. Substrate connected

to envelope

## RATINGS

Limiting values of operation according to the absolute maximum system.

E.I	potrioal

	V <sub>DB</sub> max.	Drain-substrate voltage	30		v
	V <sub>SB</sub> max.	Source-substrate voltage	30		v
	+V <sub>GB</sub> max.	Gate-substrate voltage (continuou	s) 10		v
	+V <sub>G-N</sub> max.	Repetitive peak gate voltage (gate to all other terminals) $V_{SB}^{} = V_{DB}^{} = 0$ , f>100Hz	15		v
	<sup>+V</sup> <sub>G-N</sub> <sup>max</sup> .	Non-repetitive peak gate voltage (gate to all other terminals) $V_{SB} = V_{DB} = 0, \ t < 10 ms$	50		v
	I <sub>DM</sub> max.	Peak drain current $t_r = 20 \text{ms}, d = 0.1$	50		mA
	I <sub>SM</sub> max.	Peak source current t <sub>r</sub> = 20ms, d=0.1	50		mA
	P <sub>tot</sub> max.	Total power dissipation $T_{amb} \le 25^{\circ}C$	200		mW
T	emperature				
	$^{\mathrm{T}}\mathrm{_{stg}}$	Storage temperature	-65 to +125		°C
	T max.	Junction temperature	125		°C
THERM	IAL CHARACTE	RISTIC			
	R <sub>th(j-amb)</sub>	Thermal resistance, junction to ambient, in free air	0.5	degC	C/mW
ELECT	RICAL CHARAC	TERISTICS (T <sub>i</sub> = 25 °C unless other	vise stated)		
		. 1	Min.	Max.	
$I_{DSX}$		ut-off current, V <sub>BS</sub> =0		1.0	A
		=10V, -V <sub>GS</sub> =5V	-		nA
		= 10V, $-V_{GS} = 5V$ , $T_j = 125^{\circ}C$	-	1.0	μΑ
ISDX		cut-off current, V <sub>BD</sub> =0	_	1.0	nA
		$=10V$ , $-V_{GD} = 5V$ = $10V$ , $-V_{GD} = 5V$ , $T_{GD} = 125^{\circ}C$	_	1.0	μΑ
		= $10V$ , $-V_{GD} = 5V$ , $T_j = 125^{\circ}C$		1.0	μ21
-I <sub>GSS</sub>	Gate cu	$\begin{array}{l} \text{rrent, V}_{\mathbf{BS}} = 0 \\ = 10 \text{V, V}_{\mathbf{DS}} = 0 \end{array}$	_	10	pА
I <sub>GSS</sub>		=10V, V <sub>DS</sub> =0	-	10	pA
-I <sub>GSS</sub>		$^{\rm DS}_{\rm DS} = 0, \ {\rm T_i} = 125^{\rm o}{\rm C}$	-	200	pА
I <sub>GSS</sub>		$^{1}$ = 10V, $^{1}$ $^{1}$ $^{2}$ $^{1}$ $^{2}$ $^{1}$ $^{2}$ $^{2}$ $^{2}$ $^{2}$ $^{2}$ $^{2}$	-	200	pΑ
400	GD	<b></b> ,			

# N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR

BSV81


## ELECTRICAL CHARACTERISTICS (cont'd)


		Min.	Max.	
-I <sub>BDO</sub>	Substrate current, $V_{GB} = 0$ $-V_{BD} = 30V$ , $I_{S} = 0$ $-V_{BS} = 30V$ , $I_{D} = 0$	-	10 10	μ <b>Α</b> μ <b>Α</b>
<sup>r</sup> DS(on)	$\begin{array}{l} {\rm Drain\text{-}source\ 'on'\ resistance} \\ {\rm at\ f=1kHz,\ V_{BS}=0} \\ {\rm V_{GS}=0,\ V_{DS}=0} \\ {\rm V_{GS}=0,\ V_{DS}=0,\ T_{j}=125\ ^{o}C} \\ {\rm +V_{GS}=5V,\ V_{DS}=0} \end{array}$	- - -	100 150 50	$\Omega$ $\Omega$
r <sub>DS(off)</sub>	Drain-source 'off' resistance $^{-V}_{GS}$ $^{=5V}$ , $^{V}_{DS}$ $^{=10V}$ , $^{V}_{BS}$ $^{=0}$	10	-	GΩ
-C <sub>rs</sub>	Feedback capacitance at f = 1MHz $^{-V}_{GS}$ = 5V, $^{V}_{DS}$ = 0, $^{I}_{B}$ = 0 $^{-V}_{GD}$ = 5V, $^{V}_{SD}$ = 0, $^{I}_{B}$ = 0	-	0.5 1.2	p <b>F</b> pF
$^{ m C}_{ m g-n}$	Gate to all other terminals capacitance at $f=1 MHz$ $-V_{GB}=5V, V_{SB}=V_{DB}=0$	-	5.0	pF

#### OPERATING NOTE

Mounting and handling instructions


To exclude the possibility of damage to the gate oxide layer by an electrostatic charge building up on the high resistance gate electrode, the device is fitted with a conductive rubber ring around the leads. This ring should not be removed until after the device has been mounted in the circuit.






# N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR

**BSV81** 





N-P-N silicon planar epitaxial transistors intended for highly inductive load switching.


QUICK REFERENCE DATA					
	BSW66	BSW67	BSW68		
V <sub>CBO</sub> max.	100	120	150	v	
V <sub>CEO</sub> max.	100	120	150	v	
I <sub>CM</sub> max.		2.0		Α	
$P_{tot}$ max. $T_{case} = 100^{O}C$		2.8	5	w	
$T_{amb} = 45^{\circ}C$		0.7		W	
E max., L=150mH		5.0		mWs	
T <sub>i</sub> max.		200		°C	
$h_{FE}$ min., $V_{CE} = 5V$ , $I_{C} = 10mA$		30			
$V_{CE} = 5V$ , $I_{C} = 500 \text{mA}$		30			
$V_{CE(sat)} = max., I_{C} = 500 \text{ mA}, I_{B} = 50 \text{ mA}$	400	400	500	mV	
$f_{T} \text{ typ.}, V_{CB} = 20V, -I_{E} = 100 \text{ mA}, f = 351$	MHz	80		MHz	

Unless otherwise stated data is applicable to all types

## OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO-3/SB3-3A J.E.D.E.C. TO-39

Collector connected to case



All dimensions in mm

D1574

Max. lead diameter is only guaranteed for 12.7mm

Accessories available: - 56218, 56245, 56265

# RATINGS

Limiting values of operation according to the absolute maximum system.

# Electrical


		BSW66	BSW67	BSW68		
V <sub>CBO</sub> m	ax.	100	120	150		v
V <sub>CEO</sub> m		100	120	150		V
V <sub>EBO</sub> m			6.0			v
	nax. (t <sub>av</sub> ≤20ms)		1.0			Α
I <sub>CM</sub> max			2.0			A
	. T <sub>case</sub> ≤25 <sup>o</sup> C		5.0			W
tot	case T <sub>amb</sub> ≤25 <sup>o</sup> C		0.8			W
E max	amb switch-off energy,					
2	L=150mH)		5.0			mWs
Temperatur	· o					
-		-65 t	o +200			оС
T ran	ge	-05 t				°C
T max.			200			C
THERMAL CHAR	ACTERISTICS					
R th(j-amb)	In free air		220		deg	C/W
R <sub>th(j-case)</sub>			35		deg	c/w
	ARACTERISTICS (T	= 25 <sup>0</sup> C unl	ess othe <b>r</b>	wise state	ed)	
	j	20 0 4	Min.	Тур.	Max.	
Ţ	Collector cut-off cu	rront	.,,,,,,,	130.		
ICBO	$V_{CB} = 1/2V_{CBO}$ max		-	_	100	nA
	$V_{CB} = 1/2V_{CBO}$ max					
	$T_i = 150^{\circ}C$	E	-	-	50	$\mu A$
	$V_{CB}^{J} = V_{CBO}^{max}$ . I	= 0	_	-	100	$\mu$ A
•						
I EBO	Emitter cut-off curr $V_{EB} = 3.0V, I_C = 0$	ent	_	_	100	nA
	$V_{EB} = 6.0V, I_{C} = 0$		_	_	100	μΑ
	22					,
V (BR)CEO	Collector-emitter by voltage	reakdown				
	$I_{C} = 100 \text{ mA}, I_{B} = 0$	BSW66	100	-	-	V
	СВ	BSW67	120	-	-	V
		BSW68	150	-		V

# N-P-N SILICON PLANAR EPITAXIAL TRANSISTORS


# BSW66 BSW67 BSW68


# ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_{C} = 100 \text{mA}, I_{B} = 10 \text{mA}$	-	-	150	mV
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$				
	BSW66	-	_	400	mV
	BSW67	-	-	400	mV
	$I_{C} = 1.0A, I_{B} = 150 \text{mA}$	-	-	500 1.0	mV V
V BE(sat)	Base-emitter saturation voltage				
	$I_{C} = 100 \text{mA}, I_{B} = 10 \text{mA}$	-	-	0.9	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	-	-	1.1	v
	$I_C = 1.0A, I_B = 150mA$	-	-	1.2	v
h FE	Static forward current transfer ratio				
	$I_C = 10 \text{mA}, V_{CE} = 5.0 \text{V}$	30	_	-	
	$I_{C} = 100 \text{mA}, V_{CE} = 5.0 \text{V}$	40	-	-	
	$I_{C} = 500 \text{mA}, V_{CE} = 5.0 \text{V}$	30	-	-	
	$I_{C} = 1.0A, V_{CE} = 5.0V$	15	-	-	
f <sub>T</sub>	Transition frequency $^{-1}E = 100 \mathrm{mA}, \ \mathrm{V_{CB}} = 20 \mathrm{V}, \ \mathrm{f} = 35 \mathrm{MHz}$	-	80	-	MHz
C <sub>Te</sub>	Collector capacitance $V_{CB} = 10V$ , $I_{E} = I_{e} = 0$ ,				
	f = 1.0 MHz	-	-	35	pF
$^{\mathrm{C}}\mathrm{_{Te}}$	Emitter capacitance $V_{EB} = 0$ , $I_{C} = I_{C} = 0$ ,				
	f = 1.0 MHz	-	-	650	pF
Switching	g characteristics (see test circuits on p	age 4)			
	Turn-on time $I_C = 500 \text{mA}$ , $I_{Bon} = 50 \text{mA}$ , $-V_{BEOff} = 4V$	-	0.5	-	μs
Of t	Turn-off time $I_{C} = 500 \text{mA}$ , $I_{Bon} = -I_{Boff} = 50 \text{mA}$	-	1.0	-	μs




Test circuit for switch-off energy







**Mullard** 



llara -


BSW66-Page 5







# N-P-N SILICON PLANAR EPITAXIAL TRANSISTORS

# BSW66 BSW67 BSW68








The BSX19 and BSX20 are n-p-n silicon planar epitaxial transistors, primarily intended for high-speed saturated switching and high frequency amplifier applications. TO-18 construction, collector connected to envelope.

Unless otherwise shown data is applicable to both types

QUICK REFERENCE DATA				
·	BSX19	BSX2	0	
$V_{CBO}$ max. $(I_E = 0)$	4	0	v	
$V_{CES}^{max}$ . $(V_{BE}^{=0})$	4	0	v	
$V_{CEO}$ max. $(I_B = 0)$	1	5	v	
I <sub>CM</sub> max.	50	0	mA	
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	36	0	$\mathbf{m}\mathbf{W}$	
T <sub>i</sub> max.	20	0	°c	
$h_{EE} (I_{C} = 10 \text{mA}, V_{CE} = 1.0 \text{V})$	20~60	40-12	0	
$(I_C = 100 \text{mA}, V_{CE} = 2.0 \text{V})$	>10	> 20		
$f_T$ min. $(I_C = 10 \text{mA}, V_{CE} = 10 \text{V})$	400	500	Mc/s	
$t_{s}$ max. $(I_{C} = I_{B} = -I_{BM} = 10 \text{mA})$	10	13	ns	

## OUTLINE AND DIMENSIONS

Conforming to J.E.D.E.C. TO-18 V.A.S.C.A. SO-12A/SB3-6A



	N	lillimetre	es
	Min.	Nom.	Max.
A	-	_	4.8
В	-	-	5.33
С	12.7	_	-
D	-	0.43	-
E	-	1.0	-
F	-	1.05	-
G	_	2.54	-
H	5.3	5,55	5.8

## Connections 1. Emitter

- 2 Base
- 3. Collector connected to envelope

## **RATINGS**

Limiting values of operation according to the absolute maximum system.

# Electrical

$V_{CBO}^{max}$ ( $I_{E} = 0$ )	40	v
$V_{CES}$ max. $(V_{BE} = 0)$	40	v
$V_{CEO}^{}$ max. $(I_{B} = 0, I_{C} = 10mA)$	15	v
$V_{EBO}$ max. $(I_C = 0)$	4.5	v
$I_{CM}$ max. $(t=10\mu s)$	500	mA
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	360	mW
Temperature		
T <sub>stg</sub> min.	-65	°c
T stg max.	200	°c
T max	200	00

# THERMAL CHARACTERISTICS

$\Theta_{j-amb}$	0.48 deg C/mW
θ j-case	0.15 deg C/mW

# ELECTRICAL CHARACTERISTICS (T $_{j} = 25^{\circ}$ C unless otherwise stated)

		win.	Typ.	max.	
I <sub>CBO</sub>	Collector cut-off current				
	$V_{CB} = 20V$ , $I_{E} = 0$	-	-	400*	nA
	$V_{CB} = 20V, I_{E} = 0, T_{j} = 150^{\circ}C$	-	-	30	$\mu$ <b>A</b>
I <sub>CES</sub>	Collector-emitter cut-off current				
	$V_{CE} = 15V$ , $V_{BE} = 0$ , $T_{j} = 55^{\circ}C$	-	-	0.4	μΑ
	$V_{CE} = 40V$ , $V_{BE} = 0$	-	-	1.0	μΑ
$I_{EBO}$	Emitter cut-off current				
	$V_{EB} = 4.5V$ , $I_C = 0$	-	-	10	μΑ
I <sub>BEX</sub>	Base-emitter cut-off current				
	$V_{CE} = 15V, V_{BE} = -3.0V,$				
	$T_{j} = 55^{\circ}C$	-	-	-0.6	μA
ICEX	Collector-emitter cut-off current				
	$V_{CE} = 15V, V_{BE} = -3.0V,$				
	$T_j = 55^{\circ}C$	-	-	0.6	μΑ

# SILICON N-P-N PLANAR EPITAXIAL TRANSISTORS

# BSX19 BSX20

ĭ	Base current		Min.	Typ.	Max.	
I <sub>B</sub>	$I_E = -10 \text{mA}, V_{CB} = 0$	BSX19	167*	_	500*	μА
	E Tomar, CB	BSX20	83*	_	250*	μΑ
V <sub>CEO(sust)</sub>	Collector-emitter sustaining voltage	2-11-0	30		200	<i>p</i> 2.
	$I_{C} = 10 \text{mA}, I_{B} = 0$		15*	-	-	v
V <sub>CER(sust)</sub> V <sub>CE(sat)</sub>	$I_C = 10 mA$ , $R_{BE} = 10 \Omega$ Collector-emitter saturation voltage		20	-	-	v
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$		-	-	0.25	* V
	$I_{C} = 10 \text{mA}, I_{B} = 0.6 \text{mA}$	BSX19	-	-	0.3	v
	$I_C = 10 \text{mA}, I_B = 0.3 \text{mA}$	BSX20	-	-	0.3	v
	$I_C = 100 \text{mA}, I_B = 10 \text{mA}$		-	-	0.60	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage					
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA}$		0.70	* _	0.85	* V
	$I_C = 100 \text{mA}, I_B = 10 \text{mA}$		-	-	1.5	v
$v_{BE}$	Base-emitter voltage					
$^{ m h}_{ m FE}$	$V_{CE} = 20V$ , $I_{C} = 30\mu A$ , $T_{j} = 100^{\circ} C$ Static forward current		0.35	-	-	v
r E	transfer ratio					
	$I_C = 10 \text{mA}$ , $V_{CE} = 1.0 \text{V}$	BSX19	20	-	60	
		BSX20	40	-	120	
	$I_{C} = 10 \text{mA}, V_{CE} = 1.0 \text{V},$	BSX19	10	-	-	
	$T_j = -55^{\circ}C$	BSX20	20	-	-	
	$I_{C} = 100 \text{mA}, V_{CE} = 2.0 \text{V}$	BSX19	10	-	-	
		BSX20	20	-	-	
$\mathbf{f}_{\mathbf{T}}$	Transition frequency					
	$I_C = 10 \text{mA}$ , $V_{CE} = 10 \text{V}$	BSX19	400	500	- M	c/s
		BSX20	500	600	- M	c/s

<sup>\*</sup>These are the characteristics which are recommended for acceptance testing purposes.

Min. Тур. Max. Collector capacitance  $c_{tc}$  $v_{CB} = 5.0V$ ,  $I_{E} = I_{e} = 0$ , f=1.0Mc/s4.0 pF Emitter capacitance c<sub>te</sub>  $V_{EB} = 1.0V$ ,  $I_{C} = I_{c} = 0$ , f=1.0Mc/s4.5 pF Switching characteristics ton Turn-on time (see Fig.1)  $I_C = 10 \text{mA}$ ,  $I_B = 3.0 \text{mA}$ from  $V_{BE} = -1.5V$ 12 ns  $I_C = 100 \text{mA}$ ,  $I_B = 40 \text{mA}$ from  $V_{BE} = -2.25V$ Turn-off time (see Fig.1) t<sub>off</sub>  $I_{C} = 10 \text{mA}, I_{B} = 3.0 \text{mA},$  $I_{BM} = -1.5 \text{mA}$ BSX19 15 ns BSX20 ns  $I_{C} = 100 \text{mA}, I_{B} = 40 \text{mA},$  $I_{BM} = -20mA$ BSX19 .18 ns BSX20 21 ns 100 nF B4258 R5 RΙ 50Ω }<sub>R2</sub> 2.3 nF 2·3nF 3nF 3nF ≨rз 11 100nF 100nF V<sub>BB</sub> Vcc Vin Rise time less than Ins tp ≥ 300 ns Duty cycle < 2% 90%  $V_{out}$ 90%

Fig. 1

# SILICON N-P-N PLANAR EPITAXIAL TRANSISTORS


Circuit conditions:

I <sub>C</sub> (mA)	I <sub>B</sub> (mA)	-I <sub>BM</sub> (mA)	v <sub>CC</sub> (V)	$R_1 = R_2$ $(k\Omega)$	R <sub>3</sub> (Ω)	R <sub>4</sub> (Ω)	R <sub>5</sub> (kΩ)
10	3.0	1.5	3.0	3.3	50	220	0
100	40	20	6.0	0.33	56	0	1.0

ton			t <sub>off</sub>		
V <sub>BB</sub>	V <sub>BE</sub>	v <sub>in</sub>	V <sub>BB</sub>	V <sub>in</sub>	
-3.0 -4.5	-1.5 -2.25	15 20	12 15.3	-15 -20	


Note:  $-I_{BM}$  is the reverse current that can flow during switching-off. The indicated  $-I_{BM}$  is determined and limited by the applied cut-off voltage and series resistance.

			Min.	Typ.	Max.	
ts	Storage time (see fig.2)					
-	$I_{C} = I_{B} = -I_{BM} = 10 \text{mA}$	BSX19	-	5.0	10	ns
	5 2 2	BSX20	_	6.0	13	ns



#### TYPICAL CIRCUIT USING BSX20


NAND gate (Diode-transistor logic)




Typical delay time per stage  $t_d = 15$ ns, when 'fan-in' = 5


## NOTE

Fan-out=5 means that the circuit may be loaded by a maximum of five circuits, each presenting a load identical to that of one input branch of the input circuit itself.







Typical output characteristics.  $T_j = 25^{\circ}C$ 




Typical output characteristics.  $T_j = 25^{\circ}C$ 






COLLECTOR CURRENT PLOTTED AGAINST BASE CURRENT




COLLECTOR CURRENT PLOTTED AGAINST BASE-EMITTER VOLTAGE





TYPICAL COLLECTOR CURRENT PLOTTED AGAINST JUNCTION TEMPERATURE






TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT






TYPICAL COLLECTOR-EMITTER SATURATION AND BASE-EMITTER SATURATION VOLTAGES PLOTTED AGAINST JUNCTION TEMPERATURE.




TYPICAL BASE-EMITTER VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE




COLLECTOR CUT-OFF CURRENT PLOTTED AGAINST JUNCTION TEMPERATURE


Mullard




TYPICAL COLLECTOR CUT-OFF CURRENT PLOTTED AGAINST COLLECTOR-BASE VOLTAGE




TYPICAL BASE-EMITTER CUT-OFF CURRENT PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH JUNCTION TEMPERATURE







TYPICAL COLLECTOR CURRENT PLOTTED AGAINST BASE EMITTER VOLTAGE
TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR
CURRENT




TYPICAL COLLECTOR CURRENT PLOTTED AGAINST BASE-EMITTER VOLTAGE







EMITTER CAPACITANCE PLOTTED AGAINST EMITTER-BASE VOLTAGE
COLLECTOR CAPACITANCE PLOTTED AGAINST COLLECTOR-BASE VOLTAGE




TYPICAL TURN-ON TIME PLOTTED AGAINST BASE CURRENT TYPICAL TURN-ON TIME PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL TURN-ON TIME PLOTTED AGAINST BASE CURRENT TYPICAL TURN-ON TIME PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL TURN-OFF TIME PLOTTED AGAINST BASE CURRENT
TYPICAL TURN-OFF TIME PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL TURN-OFF TIME PLOTTED AGAINST BASE CURRENT TYPICAL TURN-OFF TIME PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL TURN-OFF TIME PLOTTED AGAINST BASE CURRENT TYPICAL TURN-OFF TIME PLOTTED AGAINST JUNCTION TEMPERATURE



TYPICAL TURN-OFF TIME PLOTTED AGAINST BASE CURRENT TYPICAL TURN-OFF TIME PLOTTED AGAINST JUNCTION TEMPERATURE



TYPICAL STORAGE TIME PLOTTED AGAINST BASE CURRENT TYPICAL STORAGE TIME PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL STORAGE TIME PLOTTED AGAINST BASE CURRENT TYPICAL STORAGE TIME PLOTTED AGAINST JUNCTION TEMPERATURE

N-P-N silicon planar transistor for use in general industrial applications and as a driver with numerical indicator tubes. TO-18 construction with collector connected to the envelope.

QUICK REFERENCE DA	TA	
$V_{CB}^{max}$ . $(I_{E} = 0)$	+120	$\mathbf{v}$
V <sub>CEO</sub> max.	+80	v
I <sub>CM</sub> max.	50	mA
$P_{tot}^{max}$ . $(T_{amb} = 25^{\circ}C)$	300	mW
T, max.	175	$^{\mathrm{o}}\mathrm{c}$
$h_{FE}^{J}$ min. $(I_{C} = 4.0 \text{mA}, V_{CE} = +3.0 \text{V})$	20	
$f_{T}^{E}$ min. $(I_{C}^{=4.0\text{mA}}, V_{CE}^{E} = +10\text{V})$	60	MHz

#### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-12A/SB3-6A J.E.D.E.C. TO-18



## Connections 1. Emitter

- 2. Base
- 3. Collector connected to envelope

## RATINGS

Limiting values of operation according to the absolute maximum system.

## Electrical

$^{\dagger V}_{CBO}$ max. $(I_{E} = 0)$	+120	v
$^{\dagger V}_{CEO}$ max. $(I_B = 0)$	+80	v
$V_{EBO}^{max}$ ( $I_{C}^{=0}$ )	+5.0	v
<sup>‡I</sup> CM max.	50	mA
*I <sub>C(AV)</sub> max.	50	mA
I <sub>EM</sub> max.	50	mA
*I <sub>E(AV)</sub> max.	50	mA
$P_{tot}^{T} = 25^{\circ} C$	300	mW
remperature		
T min.	-65	°C

# T

T min.	-65	°c
T max.	175	°c
T, max.	175	°c

## THERMAL CHARACTERISTICS


Rth(j-amb)	in free air	0.5	degC/mW
R th(i-case)		0.15	degC/mW

<sup>\*</sup>Averaged over any 20ms period.

†The BSX21 may be operated in the breakdown region up to V  $_{CE}$  = +160V, provided that P  $_{tot} \leq$  100 mW at T  $_{amb} \leq$  85  $^{o}C$  .


<code>‡The transistor</code> can withstand a capacitive load of 500pF, with V  $_{\hbox{\scriptsize CE}}$  max. = 150V during switch-on.

		Min.	тур.	Max.	
$I_{CBO}$	Collector cut-off current $V_{CB}^{=+50V, I_{E}^{=0}}$	-	0.5	-	μΑ
	$V_{CB} = +120V, \ I_{E} = 0$	-	-	40	μΑ
I <sub>EBO</sub>	Emitter cut-off current $V_{EB}^{=+3.0V}$ , $I_{C}^{=0}$	-	0.1	-	μΑ
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage				
	$I_{C} = 1.0 \text{ mA}, I_{B} = 100 \mu A$	-	+250	-	mV
	$I_C = 10 \text{ mA}, I_B = 1.0 \text{ mA}$	-	+1.8	-	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage				
	$I_{C} = 1.0 \text{mA}, I_{B} = 100 \mu \text{A}$	-	+670	-	mV
	$I_{C} = 10 \text{ mA}, I_{B} = 1.0 \text{ mA}$	-	+900	-	mV
V <sub>CE(sust)</sub>	Collector-emitter sustaining voltage				
	$I_{C} = 4.0 \text{ mA}, I_{B} = 0$	+80	~	-	V
$v_{_{ m BE}}$	Base-emitter voltage $I_C = 4.0 \text{mA}, V_{CE} = +3.0 \text{V}$	-	+700	+900	mV
$^{ m h}{_{ m FE}}$	Static forward current transfer ratio				
	$I_{C} = 1.0 \text{mA}, V_{CE} = +3.0 \text{V}$	-	25	-	
	$I_{C} = 4.0 \text{mA}, V_{CE} = +3.0 \text{V}$	20	40	-	
	$I_{C} = 10 \text{mA}, V_{CE} = +3.0 \text{V}$	-	32	-	
	$I_{C} = 20 \text{ mA}, \ V_{CE} = +3.0 \text{ V}$	-	7	-	
$^{\mathrm{C}}$ Tc	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = +10V$ ,				
	f=1.0MHz	-	3.6	-	$\mathbf{pF}$
C <sub>Te</sub>	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = +1.0V$				
	f=1.0MHz	-	8.5	-	рF
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency $I_C^{=4.0 \text{mA}}$ , $V_{CE}^{=+10 \text{V}}$	<b>6</b> 0	120	-	MHz




## SOLDERING AND WIRING RECOMMENDATIONS


- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.




TYPICAL OUTPUT CHARACTERISTIC




TYPICAL VARIATION OF COLLECTOR-EMITTER AND BASE-EMITTER SATURATION VOLTAGES WITH JUNCTION TEMPERATURE







TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH EMITTER CURRENT AND JUNCTION TEMPERATURE




TRANSITION FREQUENCY PLOTTED AGAINST EMITTER CURRENT



COLLECTOR CAPACITANCE PLOTTED AGAINST COLLECTOR-BASE VOLTAGE AND EMITTER CAPACITANCE PLOTTED AGAINST EMITTER-BASE VOLTAGE



TYPICAL VARIATION OF COLLECTOR-BASE AND EMITTER-BASE CUT-OFF CURRENTS WITH JUNCTION TEMPERATURE



 $\begin{array}{c} {\rm MAXIMUM\ TOTAL\ DISSIPATION\ PLOTTED\ AGAINST\ AMBIENT} \\ {\rm TEMPERATURE} \end{array}$ 

Silicon planar epitaxial n-p-n transistors intended for use in very high speed core driving applications

QUICK REFEREN	CE DATA	Ā		
·	BSX59	BSX60	BSX61	
V <sub>CBO</sub> max.	70	70	70	v
V <sub>CEO</sub> max.	45	30	45	v
I <sub>C</sub> max.	1.0	1.0	1.0	Α
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	800	800	800	mW
T max.	200	200	200	°c
$h_{FE}^{J} (I_{C} = 500 \text{mA}, V_{CE} = 1.0 \text{V})$	25min.	30-90	25min.	
$V_{CE(sat)}$ max. $(I_C = 500 \text{mA}, I_B = 50 \text{mA})$	0.5	0.5	0.7	v
$t_{on}$ max. $(I_{C} = 500 \text{mA}, I_{Bon} = 50 \text{mA},$				
-V <sub>BEoff</sub> = 2.0V)	35	40	50	ns
$t_{off}^{max}$ . (I <sub>C</sub> = 500mA, I <sub>Bon</sub> = -I <sub>Boff</sub> = 50mA)	60	70	100	ns

Unless otherwise stated data is applicable to all types

## OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

A .		Millin	netres	
B-		Min.	Nom.	Max.
	Α	9.10	-	9.40
	В	8.2	-	8.50
보       우	C	6.10	-	6.60
	D	-	5.08	-
F1 G1	$\mathbf{E}$	0.71	-	0.86
F2 G2+ F3	F1	-	-	0.51
117	F2	12.7	-	-
G3-	F3	38.1	-	41.3
450.002	G1	-	-	1.01
45°±3° e b	G2	0.41	-	0.48
	G3	-	-	0.53
	Н	_	0.4	-
E C.	J	0.74	-	1.01

The collector is connected to the envelope

L	imiting values of operation acc	ording to the	absolut	e maxi	mum sy	stem.
E	lectrical					
	V <sub>CBO</sub> max.			70		V
	VCEO max.	BSX59		45		v
	CHO	BSX60		30		v
		BSX61		45		V
	V <sub>EBO</sub> max.			5.0	)	v
	I max.			1.0	)	Α
	I max.			0.2	2	A
	$P_{tot}^{max}$ . $(T_{amb}^{=25} C)$			800		mW
Т	'emperature					
	T min.			-65		$^{\mathrm{o}}\mathrm{c}$
	T max.			200		$^{\mathrm{o}}\mathrm{c}$
	T max.			200		$^{\mathrm{o}}\mathrm{c}$
mu en	-					
THERN	MAL CHARACTERISTICS			0.0		0 / W
	θ <sub>j-amb</sub> (in free air)			0.2	•	gC/mW
	θ j-mb					gC/mW
ELECT	RICAL CHARACTERISTICS (T	=25°C unless	s other	wise st	ated)	
	•		Min.	Typ.	Max.	
$^{\rm I}$ CBO	Collector cut-off curren	nt				
OBO	$V_{CB} = 40V$ , $I_{E} = 0$	0	-	50	500	nA
	$V_{CB} = 40V, I_{E} = 0, T_{j} = 0$		-	100	300	μΑ
I <sub>EBO</sub>	Emitter cut-off current V = 4 0V I = 0	BSX59,60	_	50	300	nA
	$V_{EB} = 4.0V, I_{C} = 0$	BSX61	_	50	500	nA
	$V_{EB} = 4.0V, I_{C} = 0, T_{j} =$	= 150°C	-	5.0	50	$\mu$ <b>A</b>
	Currents with reverse be emitter junction					
ICEX	$V_{CE} = 40V$ , $-V_{BE} = 4.0V$	BSX59,60 BSX61	<del>-</del> -	50 50	500 1000	nA nA
	$V_{CE} = 40V, -V_{BE} = 4.0V$	$T_{i} = 150^{\circ} C$				
	02 22	BSX59,60	-	100	300	$\mu$ A
		BSX61	-	100	500	μ <b>A</b>
-I <sub>BEX</sub>	$V_{CE} = 40V$ , $-V_{BE} = 4.0V$	BSX59,60 BSX61	-	50 50	500 1000	nA nA
	$V_{CE} = 40V, -V_{BE} = 4.0V$	$T_{i} = 150^{\circ} C$				
		BSX59,60	-	100	300	$\mu$ A
		BSX61	-	100	500	$\mu$ A

# SILICON PLANAR EPITAXIAL N-P-N TRANSISTORS

BSX59 BSX60 BSX61

ELECTRICAL	CHARACTERISTICS	(cont'd)
------------	-----------------	----------

	(	/				
			Min.	Typ.	Max.	
V <sub>(BR)CBO</sub>	Collector-base breakdow voltage	m				
	$I_{C} = 10 \mu A, I_{E} = 0$	BSX59	70	120	-	v
	C E	BSX60	70	110	-	V
		BSX61	70	100	-	V
	Collector-emitter break	down				
V <sub>(BR)CES</sub>	$I_C = 100 \mu A$ , $V_{BE} = 0$	BSX59	60	110	-	v
(BR)CES	C BE	BSX60,61	60	100	-	V
V <sub>(BR)CEO</sub>	$I_{C} = 10 \text{mA}, I_{B} = 0$	BSX59,61	45	55	-	v
(BR)CEO	СВ	BSX60	30	50	-	v
V <sub>(BR)CEX</sub>	$-V_{BB} = 3.5V$ , $R_B = 70\Omega$	BSX59,61			See n	ote 1
V <sub>CE(sat)</sub>	Collector-emitter satura voltage	ition				
	$I_{C} = 150 \text{mA}, I_{R} = 15 \text{mA}$	BSX59	-	0.24		V
	е в	BSX60	-	0.21		V
		BSX61	-	0.18	0.5	v
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	BSX59	-	0.44	0.5	v
	СВ	BSX60	-	0.42		V
		BSX61	-	0.4	0.7	v
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$	BSX59	-	0.58		V
	СВ	BSX60	-	0.56		V
		BSX61	-	0.56	1.3	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage					
	$I_{C} = 150 \text{ mA}, I_{B} = 15 \text{ mA}$		-	0.8	1.0	V
	$I_{C} = 500 \text{mA}, I_{B} = 50 \text{mA}$	BSX59	0.85	1.0	1.2	v
	СВ	BSX60	0.7	1.0	1.3	V
		BSX61	0.77	1.0	1.3	V
	$I_{C} = 1.0A, I_{B} = 100 \text{mA}$		-	1.2	1.8	V
h <sub>FE</sub>	Static forward current transfer ratio					
	$I_C = 150 \text{mA}, V_{CE} = 1.0 \text{V}$	BSX59	30	70	_	
	C · CE	BSX60	30	100	-	
		BSX61	30	110	-	
NOTE						

1. No breakdown may occur when the transistor is switched from IC = 1.0A to  $V_{CE}$  = 60V with -I  $_{Boff}$  = 50mA.

## ELECTRICAL CHARACTERISTICS (cont'd)


			Min.	Typ.	Max.	
h <sub>FE</sub>	Static forward current transfer ratio					
	$I_C = 500 \text{mA}, V_{CE} = 1.0 \text{V}$	BSX59,61 BSX60	25 30	-	90	
	$I_{C} = 1.0A, V_{CE} = 5.0V$	BSX59 BSX60	20 25	40 50	-	
		BSX61	20	55	-	
h fe	Small signal forward current transfer ratio $I_C = 50 \text{mA}, \ V_{CE} = 10 \text{V},$					
	f=100MHz		2.5	4.75	<b>i</b> –	
Cibo	Input capacitance -V <sub>BE</sub> =0.5V, I <sub>C</sub> =0,f=1	.0MHz	-	36	50	pF
Cobo	Output capacitance $V_{CB} = 10V$ , $I_{E} = 0$ , $f = 1.0$	)MHz	-	5 <b>.7</b> 5	5 10	pF
$Q_{\mathbf{s}}$	Recovered charge (see for I = 500mA, I = 500mA,	ig.1)				
	$V_{CC} = 30V$	BSX60	-	3,8	5.0	nC
ton	Turn-on time (see fig.2) I <sub>C</sub> = 500mA, I <sub>Bon</sub> = 50mA		2.0V,			
	$V_{CC} = 50V$	BSX59	-	17	35	ns
	$V_{CC} = 30V$	BSX60	-	17	40	ns
	$V_{CC} = 50V$	BSX61	-	18	50	ns
toff	Turn-off time (see fig.2) $I_C = 500 \text{mA}, I_{Bon} = -I_{Bon}$					
	$V_{CC} = 50V$	BSX59	-	45	60	ns
	$V_{CC} = 30V$	BSX60	-	58	70	ns
	$V_{CC} = 50V$	BSX61	-	70	100	ns

# SILICON PLANAR EPITAXIAL N-P-N TRANSISTORS

BSX59 BSX60 BSX61


v<sub>cc</sub>

Recovered charge test circuit and waveforms





Turn-on and turn-off test circuit and waveforms


 $Q_s = C_{opt} \times V_{in}$ 




		BSX59 BSX61	BSX60	
Measure-	$v_{CC}$	50	30	v
ment	$^{\mathrm{R}}_{\mathrm{C}}$	100	60	Ω
t	$-v_{\mathrm{B}}$	4.0		V
on	V <sub>in</sub>	24.75		V
	-V <sub>B</sub> 16.7		V	
toff	V <sub>in</sub>	37.	.5	V









TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH COLLECTOR CURRENT AT V  $_{\rm CE}$  = 1.0 and 5.0V RESPECTIVELY




TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH JUNCTION TEMPERATURE; BSX59




TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH JUNCTION TEMPERATURE; BSX60



TYPICAL VARIATION OF STATIC FORWARD CURRENT TRANSFER RATIO WITH JUNCTION TEMPERATURE; BSX61




TYPICAL VARIATION OF SMALL SIGNAL FORWARD CURRENT TRANSFER RATIO WITH COLLECTOR CURRENT




TYPICAL VARIATION OF COLLECTOR-EMITTER SATURATION VOLTAGE WITH COLLECTOR CURRENT


# SILICON PLANAR EPITAXIAL N-P-N TRANSISTORS

BSX59 BSX60 BSX61






TYPICAL VARIATION OF BASE-EMITTER SATURATION VOLTAGE
WITH COLLECTOR CURRENT AND JUNCTION TEMPERATURE
RESPECTIVELY




TYPICAL VARIATION OF INPUT CAPACITANCE WITH BASE-EMITTER VOLTAGE



TYPICAL VARIATION OF OUTPUT CAPACITANCE WITH COLLECTOR-BASE VOLTAGE

## SILICON PLANAR EPITAXIAL N-P-N TRANSISTORS

**BSX59** BSX<sub>6</sub>0 BSX61




50 TYPICAL VARIATION OF TURN-ON AND TURN-OFF TIME WITH JUNCTION TEMPERATURE

For test circuit see page D5

100 Tj (°C)

50

-50



TYPICAL VARIATION OF COLLECTOR AND EMITTER CUT-OFF CURRENT WITH JUNCTION TEMPERATURE

Silicon planar epitaxial n-p-n transistor for general purpose low level switching applications.


QUICK REFERENCE DATA

V <sub>CBO</sub> max.	20	V
V <sub>CEO</sub> max.	15	v
I <sub>CM</sub> max.	200	mA
$P_{tot}^{max}$ . $(T_{amb} \le 25^{\circ}C)$	300	mW
$h_{FE} (I_C = 10 \text{ mA})$	50-200	
f <sub>T</sub> min.		
$(I_C = 10 \mathrm{mA}, \ V_{CE} = 9.0 \mathrm{V},$		
$f = 100 \mathrm{MHz})$	200	MHz
t <sub>s</sub> max.	50	ns

#### OUTLINE AND DIMENSIONS

Conforming to J.E.D.E.C. TO-18 B.S. 3934 SO-12A/SB3-6A

#### Millimetres



Connections

- 1. Emitter
- 3. Collector connected to envelope
- 2. Base

#### RATINGS

Limiting values of operation according to the absolute maximum system. Electrical

V <sub>CBO</sub> max.	20	v
V <sub>CEO</sub> max.	15	V
V <sub>EBO</sub> max.	5.0	v
*IC(AV) max.	100	mA
I <sub>CM</sub> max.	200	mA
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$	300	mW
*Averaged over any 20ms period	•	
Temperature		
T min.	-65	°C
T max.	175	$^{\mathrm{o}}\mathrm{c}$
T max. (operating)	175	oC.
THERMAL CHARACTERISTIC		
R <sub>th(j-amb)</sub>	0.5	degC/mW
FIRCTRICAL CHARACTERISTICS /T	= 25°C unloss otherwise	a stated)

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated)


		Min.	Max.	
ICBO	Collector cut-off current $V_{CB}^{=16V, I_{E}^{=0}}$	-	50	nA
VBR(CBO)	Collector-base breakdown voltage			
	$I_{C}^{\bullet}=1.0\mu A$	20	-	V
$^{\rm I}$ <sub>EBO</sub>	Emitter cut-off current $V_{FB} = 1.5V$ , $I_{C} = 0$	=	25	nA
V <sub>(BR)EBO</sub>	Emitter-base breakdown			
(214)220	voltage $I_F = 10\mu A$	5.0	-	v
ICEO	Collector-emitter cut-off current			
	$V_{CE}^{=12V, I_B} = 0$	-	250	пA
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage			
	I <sub>C</sub> =10mA**	15	-	v
$\mathbf{f}_{\mathbf{T}}$	Transition frequency $I_{C} = 10 \text{mA}, \ V_{CE} = 9.0 \text{V},$			
	f = 100MHz	200	-	MHz

<sup>\*\*</sup>Pulsed: Pulse width =  $300\mu s$ , duty cycle < 2%.

		Min.	Max.	
$^{\rm h}_{ m FE}$	Common emitter forward current transfer ratio			
	$I_{C} = 1.0 \text{mA}, V_{CE} = 0.35 \text{V}$	30	-	
	$I_{C} = 10 \text{mA}, \ V_{CE} = 0.35 \text{V}$	50	200	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage			
	$I_C = 10 \text{mA}, I_B = 0.2 \text{mA}$	-	0.35	V
V <sub>BE(sat)</sub>	Base-emitter saturation voltage			
	$I_{C} = 10 \text{mA}, I_{B} = 0.2 \text{mA}$	0.67	0.87	V
C <sub>ob</sub>	Collector-base capacitance $V_{CB} = 9.0V, I_{E} = 0$			
	CB F=1.0MHz		6.0	n F
	1 – 1,0MHZ	_	0.0	$p\mathbf{F}$
t <sub>s</sub>	Storage time			
	$I_C = 10 \text{mA}$	-	50	ns
	See test circuit on page 4			

#### SOLDERING AND WIRING RECOMMENDATIONS

- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.



Input and output waveforms

# HIGH VOLTAGE N-P-N SILICON POWER TRANSISTOR

High voltage n-p-n silicon power transistor intended for use in the switched mode power supply of television receivers.

QUICK REFERENCE	DATA	
$V_{CESM}$ max. $(V_{BE} = 0)$	750	v
$V_{CEXM}$ max. $(-V_{BE} = 1.5V)$	750	V
${ m I}_{ m CM}$ max. (peak value)	6	Α
$P_{tot}^{max}$ . $(T_{mb}^{\leq} 50^{\circ}C)$	30	W
$V_{CE(sat)}^{max.}$ ( $I_{C} = 2.5A, I_{B} = 0.25A$ )	10	V
$t_f^{\text{typ.}} (I_{CM} = 2.5A, I_{B(end)} = 0.25A)$	0.15	μs

#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO-5A/SB2-2 J.E.D.E.C. TO-3

E C B	
G H J J J J L J K J J J	

	Min.	Nom.	Max
Α	-	16.9	-
В	-	-	26.6
C	-	10.9	-
D	-	30.1	-
E	4.0	-	4.2
F	-	-	20.3
G	-	3.15	-
Н	-	-	9.5
J	11	-	13
K	-	-	39.5
۲.	-	1.0	_

Millimetres

Collector electrically connected to the envelope

#### ACCESSORIES

56201 consisting of: - 56201A (insulating bushes) and 56201B (mica washer) 56214 lead washer

### RATINGS

I imiting values of	operation according	to the absolute	mavimum cyctem

D1	actrica'	t

	V <sub>CESM</sub> r	max. (V <sub>BE</sub> = 0) (peak value)		750		v
		max. (-V <sub>RE</sub> = 1.5V)(peak value)		750		v
		max. (open base)		300		V
	I <sub>C</sub>	max. (d.c.)		3		A
	_	max. (peak value)		6		Α
		max. (peak value)		3		Α
		max. (d.c.)		2		Α
	_	max. (peak value)		2		Α
		max. (d.c. or averaged over any 20ms period)		100		mA.
	-I <sub>BM</sub>	max. (peak value, turn-off current)		1.5		Α
	P <sub>tot</sub>	max. (T <sub>mb</sub> ≤50°C)		30		W
Т	em <b>pera</b> tur	e				
	T rang	ge		-65 to +12	5	°C
	T max			+125		°C
THERM	AL CHARA	ACTERISTICS				
	R th(j-mb	)		2.5		°C/W
	R th(mb-h			0.75	;	°C/W
	R th(mb-h			0.5		°C/W
ELECTI		ARACTERISTICS (T <sub>i</sub> = 25°C unless other	wise sta	ited)		
		J	Min.	Тур.	Max	
	CES	Collector cut-off current † $V_{CE} = 750V; V_{BE} = 0$	-	-	0.5	mA
		$V_{CE} = 750V; V_{BE} = 0, T_{i} = 125^{\circ}C$	-	-	2	mA
	I <sub>EBO</sub>	Emitter cut-off current IC = 0; VEB = 6V	-	-	5	mA
	h <sub>FE</sub>	Large signal forward current transfer ratio				
		$I_{C} = 1A$ ; $V_{CE} = 5V$	15	-	60	
	V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 2.5A$ ; $I_B = 0.25A$	-	-	10	v
		J = 444 J = 14			-	

†Measured with a half sinewave voltage (curve tracer).

 $I_C = 4A$ ;  $I_B = 1A$ 




### ELECTRICAL CHARACTERISTIC (contd.)


V <sub>BE(sat)</sub>	Base-emitter saturation voltage
BE(Sat)	$I_{C} = 2.5A$ , $I_{B} = 0.25A$

$$V_{CEO(sust)}^{Collector\text{-}emitter}$$
 sustaining voltage  $I_{B}^{C}$  = 0;  $I_{C}^{C}$  = 100mA; L = 25mH

Min.	Тур.	Max.	
-	-	1.5	V
300	_	_	v



Oscilloscope display for  ${\rm V}_{\mbox{CEO}}$  sust





Test circuit for  $V_{\mbox{\footnotesize CEO}}$  sust

### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Typ.	Max.	
$f_{T}$	Transition frequency $I_C$ = 0.2A, $V_{CE}$ = 10V, $f$ = 1MHz	-	8	-	MHz
·C <sub>Tc</sub>	Collector capacitance $I_E = I_e = 0$ , $V_{CB} = 10V$ , $f = 1MHz$	-	85	-	pF
<sup>C</sup> Te	Emitter capacitance $I_C = I_c = 0$ , $V_{EB} = 2V$ , $f = 1kHz$	-	1.4	-	nF
Turn-off ti	me				
$I_{CM} = 2.5$	$A, I_{B(end)} = 0.25A$				
t s	Storage time	-	1.2	-	μs
t <sub>f</sub>	Fall time	-	0.15	-	μs

Practical turn-off circuit






		Min.	Тур.	Max.	
$V_{CE}^{(t_1)}$	Allowable value of $V_{\hbox{\footnotesize CE}}$ after 0.5 $\mu { m s}$	-	-	500	v
Tl	Core EI 25 nl = 350 turns, 100mH n2 = 32 turns Leakage inductance at secondary 3µH				

The value of  $C_1$  depends on the stray capacitance of  $\rm T_2$  and on the capacitive loading of the secondary (typical value for  $\rm C_1$  is 1.5nF).

The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.





# HIGH VOLTAGE N-P-N SILICON POWER TRANSISTOR




Safe Operating Area (Regions I, II and III forward biased)


- I Region of permissible d.c. operation
- II Permissible extension for repetitive pulse operation
- III Area of permissible operation during turn-on in switched mode power supply circuits, provided  $t_p \leq 0.6\mu s$  and  $R_{BE} \leq 100\Omega$
- IV Repetitive pulse operation in this region is allowable, provided  $V_{BE} \! \leq \! 0$  and  $t_p \! \leq \! 2ms$






# HIGH VOLTAGE N-P-N SILICON POWER TRANSISTOR







#### APPLICATION INFORMATION (Note 1)

Switched-mode power supply circuits

Important factors in the design of switched-mode power supply circuits are the power losses and heatsink requirements of the output transistor and the base drive condition during turn-off. The basic arrangements for parallel and series-type switched-mode circuits are shown in Figs. 1, 2 and 3, together with the basic waveforms.

In power supply circuits for colour receivers the duty cycle  $\delta$  varies between 0.4 and 0.6. Fig. 4 gives the nominal value of the recommended base current  $I_{\mbox{\footnotesize{Bend}}}$  versus the maximum peak collector current (which occurs at maximum load and minimum input voltage). Fig. 5 shows the base current waveform during turn-off.

Fig. 6 gives the total device dissipation P<sub>tot</sub> versus the maximum peak collector current. The max. permissible thermal resistance for the heatsink can be calculated from:

$$R_{th}(mb\text{-}a)max \text{ (Note 2)} = \frac{T_{j} \max^{-T} amb}{P_{tot}} - R_{th \ j} - mb$$

For the BU126:  $T_{j \text{ max}} = 125^{\circ}\text{C}$  and  $R_{th \text{ j-mb}} = 2.5^{\circ}\text{C/W}$ 

To ensure thermal stability, the thermal resistance of the heatsink used must not exceed the value plotted in Fig. 7.






Fig. 1 Parallel type switchedmode power supply, basic circuit arrangement.

Fig. 2 Series type switched-mode power supply, basic circuit arrangement.



#### NOTES

- 1. Detailed application information available on request.
- 2. Including additional thermal resistances resulting from mounting hardware.








Fig. 3 Waveforms applying to switched-mode power supplies.




Fig. 4 Recommended nominal value of base current versus max. peak collector current.

Applies for ratio  $\rm I_{CM}/\rm I_{C1} \ge 2$  (Fig. 3).

### APPLICATION INFORMATION

(continued)




Fig. 5 Basic waveforms during current turn-off




Fig. 6 Total transistor dissipation versus max. peak collector current.







Fig. 7 Max. allowable value of  $R_{\mbox{th}\mbox{(mb-a)}}$  to ensure thermal stability.







# HIGH VOLTAGE SILICON POWER TRANSISTOR

**BU133** 

High voltage n-p-n power transistor intended for general purpose consumer applications.


QUICK REFERENCE DATA				
Collector-emitter voltage ( $V_{BE} = 0$ ) (peak value)	V <sub>CESM</sub>	max.	750	ν
Collector current (peak value)	$I_{CM}$	max.	6	Α
Total power dissipation up to $T_{mb} = 50^{\circ}C$	P <sub>tot</sub>	max.	30	W
Collector-emitter saturation voltage $I_C = 2.5A$ ; $I_B = 0.25A$	V CE sat	<	10	ν
Fall time $I_{CM} = 2.5A$ ; $I_{B1} = -I_{B2} = 0.5A$ ; $V_{CC} = 125V$	<sup>t</sup> f	typ.	0.5	μs


### MECHANICAL DATA

Dimensions in mm

Collector connected to case

TO-3





Accessories available: 56201 and 56214

## RATINGS Limiting values of operation according to the absolute maximum system.

Voltages				
Collector-emitter voltage ( $V_{BE} = 0$ ) (peak value)	V <sub>CESM</sub>	max.	750	V
	V <sub>CEXM</sub>	max.	750	v
Collector-emitter voltage (open base)	V <sub>CEO</sub>	max.	250	V
Currents				
Collector current (d.c.)	I <sub>C</sub>	max.	3	Α
	I <sub>CM</sub>	max.	6	Α
	I <sub>CM</sub>	max.	3	Α
	IB	max.	2	Α
·	I <sub>BM</sub>	max.	2	Α
Reverse base current (d.c. or average over	I <sub>B(AV)</sub>	max.	100	mA
	I <sub>BM</sub>	max.	1.5	Α
Power dissipation				
Total power dissipation up to $T_{mb} = 50^{o}C$	P <sub>tot</sub>	max.	30	W
Temperatures				
Storage temperature	T <sub>stg</sub>	-65 to	+125	°C
Junction temperature	T <sub>j</sub>	max.	125	°C
THERMAL RESISTANCE				
From junction to mounting base	R th(j-mb	o) =	2.5	C/W
From mounting base to heatsink with mica washer and lead washer	R th mb-l		0, 75 <sup>0</sup>	C/W
	Rth mb-l		0.5 °	C/W

### Notes

1. Turn-off current.

# HIGH VOLTAGE SILICON POWER TRANSISTOR

CHARACTERISTICS

$$T_{j} = 25^{\circ}C$$
 unless otherwise specified

Collector cut-off current (note 2)

VCEM	$= 750V; V_{BE} = 0$	
VCEM	= $750V$ ; $V_{BE} = 0$ , $T_{i}$	= 125°C

$$I_{CES}$$
 < 0.5 mA  
 $I_{CES}$  < 2 mA

Emitter cut-off current

$$I_{C} = 0; V_{EB} = 6V$$

$$I_{EBO}$$
 < 5  $mA$ 

D.C. current gain

$$I_C = 1A$$
;  $V_{CE} = 5V$ 


Saturation voltages


$$I_{C} = 2.5A$$
;  $I_{B} = 0.25A$ 

Collector-emitter sustaining voltage

$$I_B = 0$$
;  $I_C = 100 \text{mA}$ ;  $L = 25 \text{mH}$ 








#### Notes

2. Measured with a half sine wave voltage (curve tracer).


# **CHARACTERISTICS** (contd.) $T_j = 25^{\circ}C$ unless otherwise specified

Transition frequency at $f = 1MHz$	Transition	frequency	at f =	1MHz
------------------------------------	------------	-----------	--------	------

$f_{T}$	typ.	8	MHz
$C_c$	typ.	85	pF
$^{\mathrm{C}}\mathbf{e}$	typ.	1.4	nF
t <sub>s</sub>	typ.	2	ns
t <sub>f</sub>	typ.	0.5	μs
t <sub>f</sub>			μs
	C <sub>c</sub>	$C_c$ typ. $C_e$ typ. $C_e$ typ. $C_e$ typ. $C_e$ typ. $C_e$ typ. $C_e$ typ. $C_e$ typ.	t typ. 0.5





# HIGH VOLTAGE SILICON POWER TRANSISTOR



Safe Operating Area (Regions I and II forward biased)


- I Region of permissible d.c. operation
- II Permissible extension for repetitive pulsed operation
- III Repetitive pulsed operation in this region is allowable, provided  $V_{BE} \le 0V$  and  $t_p \le 2ms$








# **BU133**


# HIGH VOLTAGE SILICON POWER TRANSISTOR















### TENTATIVE DATA

The BU204,205 and 206 are  $\rm N\text{-}P\text{-}N$  High voltage power transistors intended for use in line output stages of television receivers.

QUICK REFER	ENCE DATA			
	BU 204	BU205	BU 206	
VCESM max.	1300	1500	1700	v
I max. (d.c.)	2.5	2.5	2.5	Α
$P_{tot}^{max}$ . $(T_{mb}^{mb} \leq 90^{\circ}C)$	10	10	10	W
$h_{FE} \min_{\bullet} (V_{CE} = 5V; I_{C} = 2A)$	2	2	1.8	
$t_f$ typ. $(I_C = 2A; I_B = 1A)$	0.75	0.75	0.75	μs

#### OUTLINE AND DIMENSIONS

Conforms to BS3934 SO - 5A/SB2 -2 J. E. D. E. C. TO -3



### Accessories available (High voltage types)

56336A insulated bushes, 56336B mica washer,

#### RATINGS

Limiting values of operation according to the absolute maximum system.

Electrical				
	BU 204	BU205	BU 206	
$V_{CESM}^{max.} (V_{BE} = 0)$	1300	1500	1700	v
$V_{CERM}^{max.}$ (R <sub>BE</sub> $\leq 100\Omega$ )	1300	1500	1700	v
V <sub>CEO</sub> max. (open base)	600	700	800	v
I <sub>C</sub> max. (d.c.)	2.5	2.5	2.5	v
I <sub>CM</sub> max. (peak value)	3.0	3.0	3.0	A
I <sub>BM</sub> max. (peak value)	2.5	2.5	2.5	A
-I <sub>BM</sub> max. (peak value)* note 1	1.5	1, 5	1.5	A
P power dissipation (max) T mb < 90°C	10	10	10	w
TRANSIENT RATINGS (During flashover)				
V <sub>CE</sub> "Flashover"	1500	1650	1750	v
I "Flashover"	5	5	5	A
Temperature				
$T_{ ext{stg}}^{ ext{ range}}$		-65 to +	115	°C
T <sub>j</sub> (operating) max.			115	°C
THERMAL CHARACTERISTICS				
R			2.5	O <sub>C/W</sub>

R <sub>th(j-mb)</sub>	2.5	°C/W
R <sub>th(mb-h)</sub> using mica washer 56336B	1.0	°C/W


<sup>\*</sup>Note 1

Turn off current in line deflection circuits.


## HIGH VOLTAGE SILICON TRANSISTORS


ELECTRICAL CHARACTERISTICS ( $T_i = 25^{\circ}C$  unless otherwise stated)

			,		
	•	BU204	BU 205	BU206	
I <sub>CES</sub>	Collector cut-off current (max) $V_{BE} = 0; \ V_{CE} = V_{CESM}$	1.0	1.0	1.0	mA
h <sub>FE</sub> (min)	Static forward current transfer ratio $(I_C = 2A; V_{CE} = 5V)$	2	2	1.8	
$^{+V}$ EBO	Emitter-base voltage	5	5	5	v
	$(I_C = 0; I_E = 10mA) (min)$ $(I_C = 0; I_E = 100mA) (typ)$	7	7	7	v
V <sub>CE(sat)</sub>	Collector emitter saturation voltage (max (I <sub>C</sub> = 2A; I <sub>B</sub> = 1.0A)	5	5	-	v
	$(I_C = 2A; I_B = 1.1A)$	-	-	5	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage (max) $(I_C = 2A; I_B = 1.0A)$	1.5	1.5	-	v
	$(I_C = 2A; I_B = 1.1A)$	-	-	1.5	v
V <sub>CEO(sust)</sub>	Collector-emitter sustaining voltage (min $(I_B = 0; I_C = 100 \text{mA}; L = 25 \text{mH})$	i) 600	700	800	v




		BU204	BU205	BU206	
$f_{\overline{T}}$	Transition frequency (typ) (f = 5MHz; $I_C = 0.1A$ ; $V_{CE} = 5V$ )	7.5	7.5	7.5	MHz
C <sub>Tc</sub>	Collector capacitance (typ) (f = 1MHz; $I_E = I_e = 0$ ; $V_{CB} = 10V$ )	65	65	65	pF
	Switching times (in line deflection circuit) ( $I_C = 2A$ ; $I_{B(end)} = 1A$ ; $L_B = 25\mu H$ )				
t <sub>f</sub>	Fall time (typ)	0.75	0.75	0.75	μs
t s	Storage time (typ)	10	10	10	μs






- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided R  $_{BE} \leq 100\Omega;~t_p \leq 20\mu s;~\delta \leq 0.25.$





Safe Operation Area with the transistor forward biased.

- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided R  $_{BE} \leq \! 100\Omega; \ t_p \leq \! 20\mu s; \ \delta \leq \! 0.25.$




- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided R  $_{BE} \leq \! 1000;~t_{_D} \leq \! 20\mu s;~\delta \leq \! 0.25.$






# HIGH VOLTAGE SILICON TRANSISTORS

BU204 BU205 BU206






#### TENTATIVE DATA

The BU207, 208 and 209 are N-P-N High voltage power transistors in metal envelopes intended for use in line output stages of colour television receivers.

QUICK REFERENCE DATA						
	BU207	BU 208	BU209			
V <sub>CESM</sub> max. (V <sub>BE</sub> = 0; peak value)	1300	1500	1700	v		
I max. (d.c.)	5	5	4	A.		
$P_{tot}^{max}$ . $(T_{mb} \le 95^{\circ}C)$	12.5	12.5	12.5	W		
$h_{FE}$ (min) ( $I_C = 4.5A$ ; $V_{CE} = 5V$ )	2.25	2.25	-			
$(I_C = 3A; V_{CE} = 5V)$	-	-	2.25			
$t_f \text{ (typ)} \qquad (I_C = 4.5A; I_B = 1.8A)$	0.9	0.7	-	μs		
$(I_C = 3A; I_B = 1.3A)$	-	-	0. 7	με		

#### OUTLINE AND DIMENSIONS.

Conforms to BS3934 SO-5A/SB2-2 J.E.D.E.C. TO-3.



	Millimetres				
	Min.	Nom.	Max.		
A	-	16.9	-		
В	-	-	26.6		
С	-	10.9	-		
D	-	30.1	-		
E	4.0	-	4.2		
F	-	-	20.3		
G	-	3.15	-		
H	-	-	9.5		
J	11	-	13		
K	-	-	39.5		
L	-	1.0	-		

#### Accessories available (High voltage types)

56336A insulated bushes, 56336B mica washer.

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

	BU207	BU208	BU209	
$V_{CESM}$ max. ( $V_{BE} = 0$ , peak value)	1300	1500	1700	V
$V_{CERM}$ max. ( $R_{BE} \le 100\Omega$ , peak value)	1300	1500	1700	v
V <sub>CEO</sub> max. (open base)	600	700	800	v
I max. (d.c.)	5	5	4	A.
I <sub>CM</sub> max. (peak value)	7.5	7.5	6	A
I <sub>BM</sub> max. (peak value)	4	4	4	Α
-I <sub>B(AV)</sub> max. (d.c. or average over any 20ms period)	100	100	100	mA
-I max. (peak value, see note 1)	2.5	2.5	2.5	· A
$P_{tot}$ max. $(T_{mb} \le 95^{\circ}C)$	12.5	12.5	12.5	w
TRANSIENT RATINGS (During flashover)				
${ m v}_{ m CE}$ "Flashover"	1500	1650	1750	v
$_{ m C}^{ m I}$ "Flashover"	10	10	10	Α
Temperature				
T range stg		-65 to +	115	$^{\circ}$ C
T <sub>j</sub> (operating) max.			115	°C
THERMAL CHARACTERISTIC				
$R_{th(j-mb)}^{max.}$			1.6	°C/W
$R_{th(mb-h)}$ with mica washer 56336B			1.0	°C/W

#### Note 1


Turn off-current in line deflection circuits.


## HIGH VOLTAGE SILICON TRANSISTORS

## BU207 BU208 BU209


ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$  unless otherwise stated)


	·	BU 207	BU208	BU209	
ICES max.	Collector cut-off current (V <sub>BE</sub> = 0; V <sub>CE</sub> = V <sub>CESM</sub> max)	1.0	1.0	1.0	mA
h <sub>FE</sub> min.	Static forward current transfer ratio $(I_C = 4.5A; V_{CE} = 5V)$ $(I_C = 3.0A; V_{CE} = 5V)$	2.25	2.25	- 2.25	
<sup>+V</sup> EBO	Emitter base voltage ( $I_C = 0$ ; $I_E = 10$ mA) min. ( $I_C = 0$ ; $I_E = 100$ mA) typ.	5 7	5 7	5 7	v v
VCE(sat) max.	Collector-emitter saturation voltage $(I_C = 4.5A; I_B = 2A)$ $(I_C = 3A; I_B = 1.3A)$	5 -	5	- 5	v v
V BE(sat) max.	Base-emitter saturation voltage $(I_C = 4.5A; I_B = 2A)$ $(I_C = 3A; I_B = 1.3A)$	1.5	1.5	1.5	v v
V <sub>CEO(sust)</sub>	Collector-emitter sustaining voltage $I_B = 0$ ; $I_C = 100 \text{mA}$ ; $L = 25 \text{mH}$	600	700	800	v






		BU207	BU208	BU209	
f <sub>T</sub> (typ)	Transition frequency (f = 5MHz; $I_C = 0.1A$ , $V_{CE} = 5V$ )	7	7	7	MHz
C <sub>Tc</sub> (typ)	Collector capacitance (f = 1MHz; $I_E = I_e = 0$ ; $V_{CB} = 10V$ )	125	125	125	pF
	Switching times (in line deflection circuit	) (L <sub>B</sub> = 10	)μH)		
t <sub>f</sub> (typ)	Fall time	_			
1	$I_{C} = 4.5A; I_{B(end)} = 1.8A$	0.9	0.7	-	μs
	$I_C = 3.0A; I_{B(end)} = 1.3A$	-	-	0.7	μs
t (typ)	Storage time				
5	$I_{C} = 4.5A; I_{B(end)} = 1.8A$	10	10	-	μs
	$I_{C} = 3.0A; I_{B(end)} = 1.3A$	-	-	10	μs







- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided  $R_{BE} \leq 100\Omega$ ;  $t_p \leq 20\mu s$ ;  $\delta \leq 0.25$ .




- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided R  $_{BE} \leq \! 100\Omega; \ t_p \leq \! 20\mu s; \ \delta \leq \! 0.25.$




- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- III Repetitive pulse operation in this region is allowable, provided  $R_{BE} \leq 100\Omega$ ;  $t_{D} \leq 20\mu s$ ;  $\delta \leq 0.25$ .






## HIGH VOLTAGE SILICON TRANSISTORS

## BU207 BU208 BU209





#### QUICK REFERENCE DATA

Power junction transistors of the p-n-p alloy type intended for use in medium and high voltage and high current switching applications. Matched pairs of each type are available under the type number 2-OC

	OC28	OC29	OC35	OC36	
$V_{CB}$ max. ( $I_E=0A$ )	-80	-60	-60	-80	٧
$V_{CE}$ max. ( $I_E = 0.5A$ )	-60	<b>-48</b>	<b>–48</b>	-60	V
$V_{CE}$ max. ( $I_E=6.0A$ )	-60	-32	-32	-32	٧
$h_{FE}$ ( $I_{C}=1.0A$ )	20-55	45–130	25-75	30–110	

Unless otherwise shown, data is applicable to all types

#### **ABSOLUTE MAXIMUM RATINGS**

Collector voltage

The equipment designer must ensure that no transistor exceeds these ratings. In arriving at the actual operating conditions, variations in supply voltages, component tolerances and ambient temperatures must also be taken into account.

Collector voltage					
•	OC28	OC29	OC35	OC36	
$V_{CB}$ max. ( $I_E = 0A$ )	-80	-60	-60	-80	٧
$V_{\rm CE}$ max. ( $I_{\rm E}=0.5$ A	A) –60	-48	<del>-4</del> 8	-60	V
$V_{\rm CE}$ max. ( $I_{\rm E}=6.0$ A	A) –60	-32	-32	-32	٧
Collector current					
I <sub>CM</sub> max.				10	Α
†I <sub>C(AV)</sub> max.				8.0	A
Emitter current				40	
l <sub>EM</sub> max.				12 9.0	A
$\dagger I_{E(AV)}$ max.				7.0	^
Reverse emitter-base voltage	•				
•	40	-20	-20	-40	V
$V_{EB}$ max. ( $I_{C} = 0A$ )	<del>-4</del> 0	-20	-20	-40	٧
Base current					
I <sub>BM</sub> max.				2.0	Ą
$\dagger I_{{ m B(AV)}}$ max.				1.0	Α
Total Dissipation at	$T_{case} \leqslant 45^{\circ}C$			30	W
	$T_{case} > 45^{\circ}C$	P <sub>tot</sub> m	$\mathbf{nax.} = \frac{T_i \; m}{0_i}$	- case	

†Averaged over any 20ms period.


#### Temperature ratings

•		
T <sub>stg</sub> max.	75	°C
T <sub>stg</sub> min.	-55	°C
T <sub>1</sub> max. (Continuous operation)	90	°C
‡T <sub>1</sub> max. (Intermittent operation total duration 200 hours)	100	°C
$\theta_{\rm j-case}$ max.	1.5	°C/W
$\theta_{case-heat \ sink}$ max. (when mounted with metal washer		
0.127mm thick and with mica washer)	0.5	°C/W

‡Likelihood of full performance of a circuit at this temperature is also dependent on the type of application.

#### CHARACTERISTICS at Tunes = 25°C

HARACTERISTICS at $T_{case} = 1$	25°C						
		Typical production spread					
Common base		Min.	Тур.	Max.			
Collector leakage current $(V_{CB} = -500 \text{mV}, I_E = 0 \text{mA})$	I <sub>CBO</sub>	_	_	100	μA		
$(V_{CB} = -14V, I_E = 0mA, T_{case} = 100^{\circ}C)$		_	_	20	mA		
$(V_{CB} = -60V, I_E = 0mA, T_{case} = 100^{\circ}C)$	OC29, OC35		8.5	30	mA		
$(V_{CB} = -80V, I_E = 0mA$ $T_{case} = 100^{\circ}C)$	OC28, OC36		12	30	mA		
Emitter cut-off voltage ( $V_{CB} = -48V$ , $I_{E} = 0mA$ , $T_{case} = 100^{\circ}C$ )	V <sub>EB</sub>	_		-500	m۷		
Common emitter							
Collector knee voltage at $I_C = 6A$ (see Fig. 1)	V <sub>CE(knee)</sub>	_	-0.5	-1.0	٧		



	00	28	00	29	0	C35	00	36
Base current $I_B$	min.	max.	min.	max.	min.	max.	min.	max.
$(V_{CB} = 0V, I_{E} = 1A)$	17.5	50	7.2	21.5	13	38	9	33 mA
$(V_{CB} = 0V, I_E = 6A)$	190	375	73	165	130	285	90	285 mA
Base input voltage V <sub>B</sub>	Ξ							
$(V_{CB} = 0V, I_E = 1A)$	·			80	0 —			> m∨
$(V_{CB}=0V, I_E=6A)$	-0.6	-1.6	_	-1.6	~0.4	-1.4	-	-1.6 V
Current amplification factor hFE								
$(V_{CE} = -14V, I_C = 30mA)$	20	_	-	~		-	-	-
$(V_{CE} = -1V, I_{C} = 1A)$	20	55	45	130	25	75	30	110
$(V_{CE} = -1V, I_{C} = 6A)$	15	30	35	80	20	45	20	65
BASIC PARAMETERS								
Cut-off frequency								
$(V_{CB} = -6V, I_E$	≈ 300m	A)	fafb	_	•	250	_	kc/s
Collector depletion	capacita	nce						
$(V_{CB} = -12V, I_E)$	= 0mA	<b>a</b> )	Ctc	_		160		pF
Emitter depletion ca	apacitan	ce						
$(V_{EB} = -6V, I_{E}$	= 0mA)	)	Cte	_	•	165	_	pF
Time constant, curr	ent feed		$\frac{\beta}{\omega 1}$					
$(V_{CE} = -4V, I_{CM})$			ω1	_		45	70	μ <b>s</b>
$(V_{CE} = -4V, I_{CM})$	( = 6A)			_		30	50	•
Desaturation time c	onstant							
$(V_{CE} = 0V, I_{BM})$	= 50m/	<b>A)</b>	$\tau_{\rm s}$	_		30	50	μs

### Typical operation in on-off power switching circuit




Fig. 2

1 18. 2										
D.C. supply voltage	$v_{cc}$		14			28				٧
Load resistance peak collector	$R_{\rm L}$	14	14		2.3		28		7	Ω
current	$I_{CM}$	1.0	1.0 6.0		1.	0	6. <i>)</i> 	0	A	
'Turn On'	,	OC29	OC35	OC29	OC3\$	OC28	OC36	OC28	OC36	•
base current 'Reverse'	$l_{\mathrm{B}}$	35	55	260	400	70	50	480	400	mA
base current	$l_{\mathrm{BR}}$	8.7	13.7	65	100	17.5	12.5	120	100	mA
Switching times		,			•			· •	•	
Rise time	t <sub>r</sub>	20	20 20				20	2	0	μs
Storage time	$\mathbf{t}_{\mathrm{s}}$	19	5	15		15		15		μs
Fall time	t <sub>f</sub>	40	40 35			4	40	3	5	μs
Rise time $t_r = \frac{\beta}{\omega 1} log_e \frac{h_{FE}   l_B  }{h_{FE}   l_B   -   l_{CM} }$										
Fall time $t_f = \frac{\beta}{\omega 1} \log_e \left[ 1 + \frac{ I_{CM} }{h_{FE}  I_{BR} } \right]$										
Storage time $t_s = \tau_s \log_e \left  \frac{ I_B  +  I_{BR} }{\frac{ I_{CM} }{h_{FE}}} +  I_{BR}  \right $										

#### **CHARACTERISTICS OF MATCHED PAIR**

(measured at  $T_{case} = 25^{\circ}C$ )

Ratio of the current amplification factors of the two transistors

at 
$$V_{CB} = 0V$$
,  $I_C = 300mA$  1.2:1  
 $V_{CB} = 0V$ ,  $I_C = 6A$  1.2:1

Difference between the base-emitter voltages of the two transistors

at 
$$V_{CB} = -14V$$
,  $I_C = 30 \text{mA}$  <35 mV  $V_{CB} = 0V$ ,  $I_C = 6\text{A}$  <300 mV

#### **OPERATING NOTES**

#### 1. Dissipation and heat sink considerations

The maximum total dissipation  $P_{\rm tot}$  max. =  $(V_{\rm CE} \times I_{\rm C}) + (V_{\rm BE} \times I_{\rm B})$ , is given by the relationship:—

$$P_{tot} \text{ max.} = \frac{T_{i} \text{ max.-} T_{amb}}{\theta_{m} + \theta_{i} + \theta_{h}}$$

Where  $\theta_m + \theta_i + \theta_h$  is equal to  $\theta_{i-amb}$ .

The various components of  $\theta_{j-amb}$  are illustrated below:




Fig. 3

\*When mounted with a metal washer 0.127mm thick and a mica washer, or with a mica washer only and silicone grease,  $\theta_i=0.5^{\circ}\text{C/W}$ . This value applies when the transistor is bolted down evenly on a flat heat sink. The metal washer is advantageous in taking up any irregularities in the heat sink surfaces.

†When mounted directly on the chassis with a thin film of silicone grease between the contacting surfaces,  $\theta_i = 0.2^{\circ}\text{C/W}$ . This value applies when the transistor is bolted down evenly on a flat heat sink.

 $\theta_h$  depends on the cooling conditions under which the transistor is used, i.e., dimensions, position and surface conditions of heat sink, etc. An air-cooled heat sink (7in.  $\times$  7in.  $\times$  1/16in. blackened aluminium) will have a value of  $\theta_h=2.2^\circ C/W$ .

 $\theta_h$  can be determined for a given collector dissipation and ambient temperature by measuring the case temperature.

$$\theta_{h} = \frac{T_{case} - T_{amb}}{P_{tot}} - \theta_{i} \circ C/W$$

The following example illustrates the temperatures which occur at various points on the transistor at  $p_C=10W,\ T_j=90^\circ C,\ \theta_h=2.2^\circ C/W.$ 

$$\begin{array}{lll} T_{J} & = 90^{\circ}\text{C} \\ T_{case} & = 90\text{-}(10 \times 1.5) = 75^{\circ}\text{C} \\ T_{heat sink} & = 75\text{-}(10 \times 0.5) = 70^{\circ}\text{C} \\ T_{amb} & = 70\text{-}(10 \times 2.2) = 48^{\circ}\text{C} \end{array}$$

The suitability of any design can be checked by measuring, with a thermocouple, the case temperature of the transistor operating at the selected collector dissipation and maximum ambient temperature. The point defined by the case temperature and the total dissipation must lie within the shaded area shown on the graph on page C10. If the point lies outside the shaded area the design is inadmissible and the dissipation must be reduced or the heatsink improved. The selected total dissipation should be the maximum attained by any transistor in the design being checked.

- 2. Transistors may be soldered directly into the circuit but the heat conducted to the junction should be kept to a minimum by the use of a thermal shunt.
- Transistors may be dip soldered at a solder temperature of 240°C for a maximum of 10 seconds up to a point 2mm from the seal.
- 4. Care must be taken to ensure good thermal contact between the transistor and heat sink. Burrs or thickening at the edges of the four holes must be removed and the transistor bolted down on a plane surface.

#### MECHANICAL DATA

Dimensions – see page D8.

Average weight

∫ 0.66 oz 18.6 g


#### **ACCESSORIES**

Accessories must be specifically ordered.


Accessory	Code No.	Notes
2 insulating bushes	56201a	Obtainable in packs for
1 mica washer	56201b	10 or 100 transistors.
1 metal washer	56214	

# **OC28**


## **Series**



# OC28 Series




OUTPUT CHARACTERISTIC FOR OC28. COMMON EMITTER




OUTPUT CHARACTERISTIC FOR OC29. COMMON EMITTER

# **OC28**

## **Series**




OUTPUT CHARACTERISTIC FOR OC35. COMMON EMITTER




OUTPUT CHARACTERISTIC FOR OC36. COMMON EMITTER


# **OC28**

## **Series**



TRANSFER AND INPUT CHARACTERISTICS. COMMON EMITTER







VARIATION OF MAXIMUM EMITTER-BASE CUT-OFF VOLTAGE WITH JUNCTION TEMPERATURE

# **OC28**

### **Series**



COLLECTOR CURRENT PLOTTED AGAINST ABSOLUTE MAXIMUM COLLECTOR-EMITTER VOLTAGE. OC28




COLLECTOR CURRENT PLOTTED AGAINST ABSOLUTE MAXIMUM COLLECTOR-EMITTER VOLTAGE. OC29, OC35


Mullard

# **OC28**


## Series




COLLECTOR CURRENT PLOTTED AGAINST ABSOLUTE MAXIMUM COLLECTOR-EMITTER VOLTAGE. OC36



MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST CASE TEMPERATURE




VARIATION OF ICBO WITH JUNCTION TEMPERATURE. OC28, OC36




VARIATION OF ICBO WITH JUNCTION TEMPERATURE. OC29, OC35

# OC28 Series



MAXIMUM PERMISSIBLE COLLECTOR-EMITTER VOLTAGE PLOTTED AGAINST RATIO OF  $R_{\rm B}/R_{\rm E}$ 

## **Series**




TYPICAL VARIATION OF  $I_{\rm CER}$  WITH RATIO OF  $R_{\rm B}/R_{\rm E}$ 

Mullard -

Silicon n-p-n double diffused planar transistor designed for a wide variety of applications including d.c. amplifiers, high speed switching and high speed amplifiers.

QUICK REFERENCE DATA		
$V_{CB}$ max. $(I_E = 0)$	+75	v
V <sub>CE</sub> max.	+30	v
I <sub>C</sub> max.	500	mA
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	800	mW
$h_{FE} (I_{CM} = 150 \text{mA}, V_{CE} = +10 \text{V})$	40 - 120	
$f_T \text{ typ. } (I_C = 50 \text{mA}, V_{CE} = +10 \text{V}, f = 20 \text{Mc/s})$	60	Mc/s



\_\_\_\_

#### Collector connected to envelope

	Milli	imetres			Milli	metres	
	Min.	nom.	Max.		Min.	Nom.	Max.
Α	8,64	8.9	9.4	F	38	-	-
В	7.75	8.15	8.50	G	-	0.45	-
C	6.10	6.35	6.60	*H	-	0.4	-
D	-	5.08	-	J	0.74	0.85	1.01
E	0.71	0.79	0.86	*Thic	kness of 1	ocating tal	o <b>.</b>

B2390

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

<sup>†</sup> V <sub>CB</sub> <sup>max</sup> .	+75	v
$\text{tv}_{\text{CER}} \text{ max. } (R_{\text{BE}} \leq 10\Omega)$	+50	v
tv <sub>EB</sub> max.	+7.0	v
$tv_{CEO}$ max. $(l_B = 0)$	+30	v
I <sub>CM</sub> max.	500	mA
$^{\dagger}P_{tot}^{max}$ . $^{T}_{case} = 25^{\circ}C$	3.0	w
$T_{case} = 100^{\circ}C$	1.7	w
$T_{amb} = 25^{\circ}C$	0.8	w

#### Thermal

†
$$T_{stg}$$
 min. -65 °C  $T_{stg}$  max. 200\* °C † $T_{i}$  (operating range) -65 to +200 °C

#### THERMAL CHARACTERISTIC

<sup>\*</sup>See Soldering and Wiring Recommendation No. 4.

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated)

	amb			•
		Min.	Max.	
<sup>†I</sup> CBO	Collector cut-off current			
	$V_{CB} = 60V$ , $I_{E} = 0$	-	10	nA
	$V_{CB} = 60V, I_{E} = 0,$			
	$T_{amb} = 150^{\circ} C$	-	10	μΑ
†I <sub>EBO</sub>	Emitter cut-off current			
220	$V_{EB} = +5.0V, I_{C} = 0$	-	10	nA
$^{\dagger V}$ BR(CBO)	Collector-base breakdown voltage			
	$I_C = 100\mu A$	+75	-	v
$^{\dagger V}_{ m BR(EBO)}$	Emitter-base breakdown voltage			
	$I_{E} = 100\mu A$ , $I_{C} = 0$	+7.0	-	v
†V <sub>CER(sat)</sub>	Collector-emitter voltage			
(/	$R_{BE} \le 10\Omega$ , $I_{C} = 10mA$ (See note 1)	+50	-	v
<sup>†</sup> V <sub>CE(sat)</sub>	Collector-emitter saturation voltage			
	$I_B = 15 \text{mA}, I_C = 150 \text{mA}$ (See note 1)	-	+1.5	<b>v</b>
$^{\dagger  m V}_{ m BE}$ (sat)	Base-emitter saturation voltage			
DZ	$I_{B} = 15 \text{mA}, I_{C} = 150 \text{mA}$			
	(see note 1)	-	+1.3	v
<sup>†h</sup> FE	Large signal forward current transfer ratio			
	$I_{C} = 150 \text{mA}$ , $V_{CE} = 10V$ (See note 1)	40	120	
	${}^{1}_{C}$ = 500mA, ${}^{V}_{CE}$ = 10V (See note 1)	20	-	
	$I_C = 10 \text{mA}$ , $V_{CE} = 10 \text{V}$	35	-	
	(See note 1) $I_C = 10 \text{mA}, V_{CE} = 10 \text{V},$			
	$T_{amb} = -55^{\circ}C$ , (See note 1)	20	_	
	amb of c, (see note 1)	20		

		Min.	Max.	
$t_d + t_r + t_f$	Switching time			
	$I_C = 50 \text{mA}, V_{BE}(\text{on}) = +1.0 \text{V},$			
	$V_{BE}(off) = +1.0V$ , (See Fig. 1)	- '	30	ns
†h <sub>fe</sub>	Small signal forward current transfer ratio			
	$I_{C} = 1.0 \text{mA}, V_{CE} = 5.0 \text{V}$	30	100	
	$I_C = 5.0 \text{mA}, V_{CE} \approx 10 \text{V}$	35	150	
†h <sub>ib</sub>	Input impedance			
10	$I_{C} = 1.0 \text{mA}, V_{CB} = 5.0 \text{V}$	24	35	Ω
	$I_C = 5.0 \text{mA}, V_{CB} = 10 \text{V}$	1.0	8.0	Ω
†h <sub>rb</sub>	Voltage feedback ratio			
15	$I_C = 1.0 \text{mA}, V_{CB} \approx 5.0 \text{V}$	-	3.0	
	$I_C = 5.0 \text{mA}, V_{CB} = 10 \text{V}$	-	3.0	
$^{\dagger h}_{ob}$	Output admittance		•	
OD	$I_{C} = 1.0 \text{mA}, V_{CB} = 5.0 \text{V}$	0.1	0.5	$\mu$ mhos
	$I_{C} = 5.0 \text{mA}, V_{CB} = 10 \text{V}$	0.1	1.0	$\mu$ mhos
†h <sub>fe</sub>	High frequency current transfer ratio			
	$I_{C} = 50 \text{mA}, \ V_{CE} = 10 \text{V},$			
	f = 20Mc/s	3.0	-	
$t_{c_{ob}}$	Output capacitance			
OD	$I_C = 0 \text{mA}$ , $V_{CB} = 10 \text{V}$	-	25	$p\mathbf{F}$
$t_{ib}$	Input capacitance			
10	$I_C = 0 \text{mA}$ , $V_{EB} = 0.5 \text{V}$	-	80	рF
†N.F.	Noise figure			
	$I_{C} = 0.3 \text{mA}, \ V_{CE} = 10 \text{V},$			
	$f = 1000c/s$ , $R_S = 510\Omega$ ,			
	1 cycle bandwidth	-	12	dB

†J.E.D.E.C. Registered Data.

#### NOTE

1. Measured under pulsed conditions to prevent excessive dissipation P.W. = 300  $\mu s$  , duty cycle  $\leq 1\%$  .


#### SILICON N-P-N PLANAR TRANSISTOR


### 2N1613

#### SOLDERING AND WIRING RECOMMENDATIONS


- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- After storage at temperatures greater than 125°C it may be necessary to take precautions in order to ensure adequate solderability of the leads.

#### SWITCHING CHARACTERISTIC MEASUREMENT CIRCUIT







 $\begin{array}{c} {\tt MAXIMUM\ TOTAL\ DISSIPATION\ PLOTTED\ AGAINST\ AMBIENT} \\ {\tt TEMPERATURE} \end{array}$ 




TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTIC




TYPICAL LARGE SIGNAL FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT WITH JUNCTION TEMPERATURE AS PARAMETER




TYPICAL LARGE SIGNAL FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST JUNCTION TEMPERATURE WITH COLLECTOR CURRENT AS PARAMETER


**Mullard** 



TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT WITH JUNCTION TEMPERATURE AS PARAMETER



SPREAD OF COLLECTOR CUT-OFF CURRENT PLOTTED AGAINST JUNCTION TEMPERATURE



TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT

#### SILICON PLANAR N-P-N TRANSISTOR


### 2N1711

Silicon n-p-n double diffused planar transistor designed for a wide variety of applications including d.c. and wideband amplifiers.

QUICK REFERENCE	DATA	
$V_{CBO}$ max. $(I_E = 0)$	+75	v
$V_{CER}$ max. $(R_{BE} \le 10\Omega)$	+50	v
I max.	1.0	Α
$P_{tot}^{max}$ . $(T_{amb} = 25^{\circ}C)$	800	mW
$h_{FE} (I_{CM} = 150 \text{ mA}, V_{CE} = +10 \text{ V})$	100 - 300	

#### OUTLINE AND DIMENSIONS

Conforming to J.E.D.E.C. TO-5



Collector connected to envelope

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

$^{\dagger V}_{CBO}$ max. $^{(I}_{E}=0)$	+75	v
$^{\dagger V}_{CER}$ max. $(R_{BE} \le 10\Omega)$	+50	v
tV <sub>EBO</sub> max. (I <sub>C</sub> =0)	+7.0	v
$V_{CEO}^{max}$ $(I_B = 0)$	+30	v
ti <sub>CM</sub> max.	1.0	A
$^{\text{P}}_{\text{tot}}$ max. $^{\text{T}}_{\text{case}} = 25^{\circ} \text{C}$	3,0	w
$T_{\text{case}} = 100^{\circ} C$	1.7	w
$T_{amb} = 25^{\circ}C$	800	mW

#### Temperature

tT min,	-65	°c
T max.	200*	°c
†T <sub>i</sub> (operating range)	-65 to +200	°c

<sup>\*</sup>See Soldering and Wiring Recommendation No.4.

#### THERMAL CHARACTERISTICS

$$^{\dagger\theta}_{j\text{-case}}$$
 58.3 degC/W  $^{\theta}_{j\text{-amb}}$  219 degC/W

# ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$ unless otherwise stated)

		Min.	Max.	
<sup>†I</sup> CBO	Collector cut-off current $V_{CB} = 60V$ , $I_{E} = 0$ $V_{CB} = 60V$ , $I_{E} = 0$ , $T_{amb} = 150^{\circ}C$	-	10 10	nA μA
†I <sub>EBO</sub>	Emitter cut-off current $V_{EB} = 5.0V, I_{C} = 0$	-	5.0	nA
<sup>†V</sup> BR(CBO)	Collector-base breakdown voltage $I_C^{=100\mu A}, I_E^{=0}$	+75	-	v
†V <sub>BR(EBO)</sub>	Emitter-base breakdown voltage $I_E = 100 \mu A$ , $I_C = 0$	+7.0	-	v
<sup>†V</sup> CER(sust)	Collector-emitter sustaining voltage (See note 1) $R_{BE} \leq 10\Omega$ , $I_{C} = 100 mA$	+50	-	v

# SILICON PLANAR N-P-N TRANSISTOR

# 2N1711

		Min.	Max.	
<sup>†V</sup> CE(sat)	Collector-emitter saturation voltage (See note 1) I <sub>B</sub> =15mA, I <sub>C</sub> =150mA	-	+1.5	v
<sup>†V</sup> BE(sat)	Base-emitter saturation voltage (See note 1) $I_B = 15 \text{mA}, I_C = 150 \text{mA}$	-	+1.3	v
<sup>†h</sup> FE	Large signal forward current transfer ratio I <sub>C</sub> = 500mA, V <sub>CE</sub> = 10V	40	-	
	(See note 1) $I_C = 150 \text{mA}$ , $V_{CE} = 10 \text{V}$	100	300	
	(See note 1) $I_C = 10 \text{mA}$ , $V_{CE} = 10 \text{V}$	75	-	
	(See note 1) $I_C = 10 \text{mA}$ , $V_{CE} = 10 \text{V}$ ,			
	$T_{amb} = -55^{\circ}C$	35	-	
	$I_{C} = 0.1 \text{mA}, V_{CE} = 10 \text{V}$	35	-	
	$I_{C} = 0.01 \text{mA}, V_{CE} = 10V$	20		
Small Signal	characteristics			
<sup>†h</sup> fe	Small signal forward current transfer ratio $I_C = 1.0 \text{mA}, \ V_{CE} = 5.0 \text{V},$			
	C $CE$ $f=1.0kc/s$	50	200	
	$I_{C} = 5.0 \text{mA}, V_{CE} = 10 \text{V},$			
	f = 1.0 kc/s	70	300	
†h <sub>ib</sub>	Input impedance I <sub>C</sub> =1.0mA, V <sub>CB</sub> =5.0V,			
	f = 1.0 kc/s	24	34	Ω
	$I_{C} = 5.0 \text{mA}, V_{CB} = 10 \text{V},$			
	f = 1.0 kc/s	4.0	8.0	Ω
†h <sub>rb</sub>	Voltage feedback ratio I_C=1.0mA, V_CB=5.0V,			
	f=1.0kc/s	-	5.0	×10 <sup>-4</sup>
	$I_{C} = 5.0 \text{mA}, \ V_{CB} = 10 \text{V}, $ f = 1.0 kc/s	-	5.0	×10 <sup>-4</sup>

		Min.	Max.	
<sup>†h</sup> ob	Output admittance I <sub>C</sub> =1.0mA, V <sub>CB</sub> =5.0V, f=1.0kc/s	0.1	0.5	μmho
	${}^{I}_{C} = 5.0 \text{mA}, \ {}^{V}_{CB} = 10 \text{V},$ f = 1.0 kc/s	0.1	1.0	μmho
<sup>†h</sup> fe	Small signal forward current transfer ratio $I_C = 50 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 20 \text{Mc/s}$	3.5	-	
tc <sub>ob</sub>	Output capacitance $I_C^{=0}$ , $V_{CB}^{=10V}$	-	25	pF
tc <sub>ib</sub>	Input capacitance I <sub>C</sub> =0, V <sub>EB</sub> =0.5V	-	80	р <b>F</b>
†NF	Noise figure $I_C = 0.3 \text{mA}, V_{CE} = 10 \text{V},$ $f = 1.0 \text{kc/s}, R_S = 510 \Omega,$			
	1 cycle bandwidth	-	8.0	dB

†J.E.D.E.C. registered data

#### NOTE

1. Measured under pulsed conditions to prevent excessive dissipation pulse duration = 300µs, duty cycle≤1%.

#### SOLDERING AND WIRING RECOMMENDATIONS

- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during dip-soldering must not at any time exceed tha maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- 3. Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated flux.




Silicon n-p-n epitaxial planar transistor intended for large signal h.f. and v.h.f. amplifier applications.

QUICK REFERENCE DATA		
$V_{CB}$ max. $(I_E = 0)$	+80	v
V <sub>CE</sub> max.	+35	v
I <sub>C</sub> max.	1.0	A
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$	80 <b>0</b>	mW
$h_{EE}$ (I <sub>CM</sub> = 150mA, V <sub>CE</sub> = +10V)	40-120	
$f_{T} \text{ min. } (I_{C} = 50 \text{ mA}, V_{CE} = +10 \text{ V}, f = 20 \text{ Me/s})$	60	Mc/s

#### OUTLINE AND DIMENSIONS

Conforming to J.E.D.E.C. TO-5



Collector connected to envelope

	Millimetres			Millimetres			
	Min.	Nom.	Max.		Min.	Nom.	Max.
A	8,64	8.9	9.4	F	38	-	-
В	7.75	8,15	8.50	G	-	0.45	-
С	6.10	6.35	6.60	*H	-	0.4	-
D	-	5.08	-	J	0.74	0.85	1.01
E	0.71	0.79	0.86	*Thickness of locating tab.			

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

$t_{CB}^{max}$ . $(I_{E} = 0)$	+80	v
$^{\dagger}V_{CE}^{}$ max. $(I_{B}^{}=0)$	+35	v
$^{\dagger}V_{EB}^{}$ max. $(^{1}C_{}^{=0})$	+7.0	v
<sup>†</sup> I <sub>C</sub> max.	1.0	A
$^{\dagger}P_{tot}^{}$ max. $T_{case}^{}=25^{\circ}C$	5.0	w
$T_{case} = 100^{\circ} C$	2.8	w
$T_{amb} = 25^{\circ}C$	0.8	w

#### Thermal

†T <sub>stg</sub> min.	-65	°C
T <sub>stg</sub> max.	200*	°C
†T <sub>i</sub> max. (operating)	200	°C

<sup>\*</sup>See Soldering and Wiring Recommendation No. 4.

#### THERMAL CHARACTERISTICS

†Derating factor at 
$$T_{case} = 25^{\circ}C$$
 28.6 mW/deg C
$$T_{amb} = 25^{\circ}C$$
 4.6 mW/deg C

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated)

	amb			
		Min.	Max.	
†I <sub>CBO</sub>	Collector cut-off current			
	$V_{CB} = +60V$ , $I_{E} = 0$	-	10	nA
	$V_{CB} = +60V, I_{E} = 0,$			
	$T_{amb} = 150$	-	10	μΑ
†I <sub>EBO</sub>	Emitter cut-off current			
	$V_{EB} = 5.0V, I_{C} = 0$	-	10	nA
TV CEO(sust.)	Collector-emitter sustaining voltage			
	$I_C = 30 \text{mA}$ (See note 1)	35	-	v
†V <sub>(BR)CBO</sub>	Collector-base breakdown voltage			
	$I_C = 100\mu A$ , $I_E = 0$	80	-	v
tv <sub>(BR)EBO</sub>	Emitter-base breakdown voltage			
	$I_{E} = 100 \mu A, I_{C} = 0$	7.0	-	v
<sup>†V</sup> CE(sat)	Collector-emitter saturation voltage			
	$I_C = 150 \text{mA}, I_B = 15 \text{mA}$	-	0.2	v
	$I_{C} = 1.0A, I_{B} = 100mA$	-	1.0	V
	(See notes 1 and 2)			
†V BE(sat)	Base-emitter saturation voltage			
	$I_C = 1.0A$ , $I_B = 100mA$	-	1.6	v
	(See notes 1 and 2)			
$^{\dagger_{\mathbf{h}}}\mathbf{_{FE}}$	Large signal forward current transfer ratio			
	$I_C = 150 \text{mA}, V_{CE} = 10 \text{V}$	40	120	
	(See note 1)			
	$I_C = 10 \text{mA}, V_{CE} = 10 \text{V}$	30	_	
	(See note 1)			
	$I_{C} = 1.0A, V_{CE} = 10V$	15	-	
	(See note 1)			

		Min.	Max.	
†f <sub>T</sub>	Transition frequency			
1	$I_{C} = 50 \text{mA}, \ V_{CE} = +10 \text{V},$			
	f = 20Mc/s	60	-	Mc/s
†c <sub>ob</sub>	Output capacitance			
	$V_{CB} = 10V$ , $I_{E} = 0$	-	12	pF
†c <sub>ib</sub>	Open-circuit input capacitance			
	$I_{C} = 0$ , $V_{EB} = 0.5V$	_	80	pF
<sup>†r</sup> b, c	Collector-base time constant			
	$I_C = 10 \text{mA}, V_{CB} = 10 \text{V},$			
	f = 4.0Mc/s	-	800	ps


†J.E.D.E.C. Registered Data.


#### NOTES

- Measured under pulsed conditions to prevent excessive dissipation.
   P.W. ±300µs, duty cycle ≤1%.
- 2. Measured at a point on the lead ≤12.7mm (0.5in) from the seating plane of the transistor

#### SOLDERING AND WIRING RECOMMENDATIONS


- 1. When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- After storage at temperatures greater than 125°C it may be necessary to take precautions in order to ensure adequate solderability of the leads.





MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE.


TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS



TYPICAL LARGE SIGNAL FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT TYPICAL LARGE SIGNAL FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST JUNCTION TEMPERATURE


# SILICON N-P-N EPITAXIAL PLANAR TRANSISTOR


### 2N2297




COLLECTOR CUT-OFF CURRENT PLOTTED AGAINST JUNCTION
TEMPERATURE
EMITTER CUT-OFF CURRENT PLOTTED AGAINST JUNCTION
TEMPERATURE

**Mullard** 






TYPICAL OUTPUT CHARACTERISTICS.  $\rm T_j = 25^{o}C$  TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT. COLLECTOR-EMITTER VOLTAGE AS PARAMETER




TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE. COLLECTOR AND BASE CURRENTS AS PARAMETERS
TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST


JUNCTION TEMPERATURE. COLLECTOR AND BASE CURRENTS


AS PARAMETERS






TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT, WITH JUNCTION TEMPERATURE AS PARAMETER. IC/IB=10. TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT, WITH JUNCTION TEMPERATURE AS PARAMETER. IC/IB=10.






TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT, WITH JUNCTION TEMPERATURE
AS PARAMETER. 1\_/ID = 20.


AS PARAMETER. I  $_{\rm C}/{\rm I_B}$  = 20. TYPICAL BASE-EMITTER SATURATION VOLTAGE PLOTTED AGAINST COLLECTOR CURRENT, WITH JUNCTION TEMPERATURE AS PARAMETER. I  $_{\rm C}/{\rm I_B}$  = 20.




TYPICAL VARIATION OF h PARAMETERS WITH COLLECTOR CURRENT



TYPICAL VARIATION OF h PARAMETERS WITH COLLECTOR-EMITTER VOLTAGE




TYPICAL VARIATION OF h PARAMETERS WITH JUNCTION TEMPERATURE



TYPICAL VARIATION OF STORAGE TIME WITH JUNCTION TEMPERATURE

TRANSIENT THERMAL RESISTANCE FOR VARIOUS DUTY FACTORS PLOTTED AGAINST PULSE DURATION




Silicon planar epitaxial n-p-n transistor primarily intended for high-speed saturated switching and high frequency amplifier applications. TO-18 construction with collector connected to envelope.

QUICK REFERENCE	DATA	
V <sub>CBO</sub> max.	40	v
V <sub>CEO</sub> max.	15	v
I <sub>CM</sub> max.	500	mA
$P_{tot}^{max}$ max. $(T_{amb} = 25^{\circ}C)$	360	mW
T, max.	200	°c
$h_{FE}^{J}$ min. ( $I_{C} = 10 \text{mA}, V_{CE} = 1.0 \text{V}$ )	40-120	
$f_T$ min. ( $I_C = 10$ mA, $f = 100$ MHz)	500	MHz
$t_{s}^{T} \max \cdot (I_{C}^{T} = I_{B}^{T} = -I_{BM}^{T} = 10 \text{ mA})$	13	ns

#### OUTLINE AND DIMENSIONS

Conforming to J.E.D.E.C. TO-18



Connections 1. Emitter

- 2. Base
- 3. Collector connected to envelope

#### †RATINGS

Limiting values	οf	operation	according	tο	the	absolute	maximum	evetom
Limiting values	OI	operation	according	ıo	the	absolute	maximum	system.

-			•
F.I	ec	trı	cal

V <sub>CBO</sub> max.	40	v
V <sub>CES</sub> max.	40	v
$V_{CEO}^{max}$ . ( $I_{C}^{=0.01}$ to 10mA)	15	v
V <sub>EBO</sub> max.	4.5	v
I <sub>CM</sub> max. (10μs pulse)	500	mA
I <sub>C</sub> max.	200	mA
$P_{tot}$ max. $T_{amb} = 25^{\circ}C$	360	mW
$T_{case} = 25^{\circ}C$	1200	mW
$T_{case}^{o} = 100^{\circ}C$	680	mW

### Temperature

T min.	-65	°C
T <sub>stg</sub> max.	200	°C
T max.	200	°C

#### †THERMAL CHARACTERISTICS

Derating factors 
$$T_{amb} \ge 25^{\circ}C$$
 2.06 mW/degC  
 $T_{case} \ge 25^{\circ}C$  6.85 mW/degC

†ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated)

		Min.	Max.	
СВО	Collector cut-off current $V_{CB} = 20V$ , $I_{E} = 0$ , $T_{amb} = 150^{\circ}C$	-	30	μΑ
ICES	Collector-emitter cut-off current $V_{CE} = 20V$ , $V_{BE} = 0$	-	0.4°	μΑ
-I <sub>BEX</sub>	Base current $V_{CE} = 20V$ , $V_{BE} = 0$	-	0.4	μΑ
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 10\mu A$ , $I_E = 0$	40	-	v
V <sub>(BR)CES</sub>	Collector-emitter breakdown			

† J.E.D.E.C. registered data.

voltage

 $I_{C} = 10\mu A, V_{BE} = 0$ 

40

		Min.	Max	
V <sub>(BR)EBO</sub>	Emitter-base breakdown			
, ,	voltage $I_E = 10\mu A$ , $I_C = 0$	4.5	-	v
V <sub>CEO(sust)</sub>				
	$I_{C} = 10 \text{ mA}, I_{B} = 0$	15	-	v
h <sub>FE</sub>	*Large signal forward current transfer ratio			
	$_{C}^{=10\text{mA}}, \ v_{CE}^{=1.0V}$	40	120	
	${}^{1}_{C} = 10 \text{ mA}, \ {}^{V}_{CE} = 0.35 \text{ V},$ ${}^{T}_{amb} = -55 {}^{\circ}_{C}$	20	-	
	$I_C = 30 \text{mA}, V_{CE} = 0.4 \text{V}$	30	-	
	$I_{C} = 100 \text{ mA}, \ V_{CE} = 1.0 \text{ V}$	20	-	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage			
	$I_C = 10 \text{mA}$ , $I_B = 1.0 \text{mA}$	-	0.20	v
	$I_{C} = 10 \text{mA}, I_{B} = 1.0 \text{mA},$			
	$T_{amb} = 125^{\circ}C$	-	0.30	v
	$I_C = 30 \text{mA}, I_B = 3.0 \text{mA}$	-	0.25	v
	$I_{C} = 100 \text{ mA}, I_{B} = 10 \text{ mA}$	-	0.50	v
V BE(sat)	Base-emitter saturation voltage			
	$I_C = 10 \text{ mA}, I_B = 1.0 \text{ mA}$	0.70	0.85	V
	$I_{C} = 10 \text{ mA}, I_{B} = 1.0 \text{ mA},$			
	$T_{amb} = 125^{\circ}C$	0.59	-	V
	$I_{C} = 10 \text{ mA}, I_{R} = 1.0 \text{ mA}$			
	$T_{amb} = -55^{\circ}C$	-	1.02	v
	$I_C = 30 \text{mA}, I_B = 3.0 \text{mA}$	-	1.15	v
	$I_C = 100 \text{mA}, I_B = 10 \text{mA}$	-	1.60	v
$\mathbf{f}_{\mathrm{T}}$	Transition frequency			
	$V_{CE} = 10V$ , $I_{C} = 10mA$ ,	500		2011
	f = 100MHz	500	-	MHz

<sup>\*</sup>Measured under pulsed conditions to avoid excessive dissipation, pulse width =  $300\mu s$  duty cycle  $\leq 2\%$  .


		Min.	Max.	
ctc	Collector capacitance $V_{CB} = 5.0V$ , $I_{E} = I_{e} = 0$ , f = 140kHz	_	4.0	рF
t <sub>s</sub>	Storage time (see fig.1.) $I_C = I_B = -I_{BM} = 10 \text{mA}$	-	13	ns
ton	Turn-on time (see fig.2.) $I_C = 10 \text{mA}, I_B = 3.0 \text{mA}$	-	12	ns
toff	Turn-off time (see fig.2.) I <sub>C</sub> =10mA, I <sub>B</sub> =3.0mA,			
	$-I_{BM} = 1.5 \text{mA}$	-	18	ns

#### SOLDERING RECOMMENDATION

†Max.  $T_{lead}$  1/16" from case for 60 seconds is 300 $^{\circ}$ C.

†J.E.D.E.C. registered data


#### STORAGE TIME TEST CIRCUIT



Input and output waveforms

Fig. 1

 $t_{on}$  and  $t_{off}$  test circuit



Input and output waveforms

Fig. 2

#### Circuit conditions:

					ton	n	t	ff
$v_{cc}$	$R_1 = R_2$	$R_3$	R <sub>4</sub>	R <sub>5</sub>	V <sub>BB</sub>	Vin	V <sub>BB</sub>	Vin
(V)	(kΩ)	(Ω)	(Ω)	(Ω)	(V)	(V)	(V)	(V)
3.0	3.3	50	220	0	-3.0	15	12	-15

P-N-P silicon planar epitaxial medium power transistors designed primarily for high-speed saturated switching and driver applications for industrial service.

QUICK REFE	RENCE DA	ATA	
	2N2904	2N2904	:A
-V <sub>CBO</sub> max.		60	v
-V <sub>CEO</sub> max. (-I <sub>C</sub> < 100mA)	40	60	v
-I <sub>C</sub> max.		600	mA
$P_{tot}^{max} = 25^{\circ}C$		600	mW
T max.		200	$^{\mathrm{o}}\mathrm{c}$
$h_{FE}^{J} (-I_{C} = 150 \text{ mA}, -V_{CE} = 10 \text{ V})$		40-120	
$f_{T}$ min. $(-I_{C} = 50 \text{ mA}, f = 100 \text{ MHz})$	1	200	MHz
$t_{\rm s}^{\rm max.}$ (-I <sub>CS</sub> =150mA,			
${}^{-1}B = {}^{+1}BM = 15mA)$		80	ns

Unless otherwise stated data is applicable to both types

#### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

		Milli	metres	
<del>р А —</del>		Min.	Nom.	Max.
В—	Α	8.64	8.90	9.40
	В	7.75	8.15	8.50
C	c	6.10	6.35	6.60
H	D	-	5.08	-
H	E	0.71	0.79	0.86
G-1-1	$\mathbf{F}$	38	-	-
45°±3° e b.	G	-	0.45	-
	Н	-	0.4	-
E	J	0.74	0.85	1.0

Collector connected to envelope

#### RATINGS

Limiting values of operation according to the absolute maximum system.

TO 1	actr	1001

†-V <sub>CBO</sub> max.		60	v
†-V <sub>CEO</sub> max. (-I <sub>C</sub> =0 to 100mA)	2N2904 2N2904A	40 60	v v
	2N2904A	60	V
†-V <sub>EBO</sub> max.		5.0	v
†-I <sub>C</sub> max.		600	mA
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$		600	mW
†Temperature			
T <sub>stg</sub> min.		-65	°c
T max.		200	°C
T max.		200	°C
UPDMAI CUADACTEDISTIC			

#### THERMAL CHARACTERISTIC

$$\Theta_{\rm j-amb}$$
 292 degC/W †ELECTRICAL CHARACTERISTICS (T  $_{\rm amb}$  = 25 $^{\rm O}$ C unless otherwise stated)

amo				
		Min.	Max.	
Collector cut-off current				
$-V_{CD} = 50V, I_{E} = 0$	2N2904	-	20	nA
CB E	2N2904A	-	10	nA
$-v_{CB}^{=50V}$ , $I_{E}^{=0}$ ,				
$T_{omb} = 150^{\circ}C$	2N2904	-	20	μΑ
amo	2N2904A	-	10	μΑ
Collector-emitter cut-off current -V <sub>OE</sub> =30V, +V <sub>DE</sub> =0.5V		_	50	nA
CE BE				
Base current $-V_{CE} = 30V, +V_{BE} = 0.5V$		-	50	nA
voltage	. •	60	_	v
<u> </u>				
*Collector-emitter breakdo voltage	own			
$-I_{C} = 10 \text{mA}, I_{D} = 0$	2N2904	40	-	v
СВ	2N2904A	60	-	v
	Collector cut-off current $-V_{CB} = 50V$ , $I_{E} = 0$ $-V_{CB} = 50V$ , $I_{E} = 0$ , $I_{E} = 0$ , $I_{E} = 0$ , $I_{E} = 0$ , $I_{E} = 0$ , $I_{E} = 0$ . Collector-emitter cut-off current $-V_{CE} = 30V$ , $+V_{BE} = 0.5V$ Base current $-V_{CE} = 30V$ , $+V_{BE} = 0.5V$ Collector-base breakdown voltage $-I_{C} = 10\mu A$ , $I_{E} = 0$ *Collector-emitter breakdown ** **Collector-emitter breakdown ** ** **Collector-emitter breakdown ** ** **Collector-emitter breakdown ** ** ** ** ** ** ** ** ** ** ** ** **	Collector cut-off current $ -V_{CB} = 50V, I_{E} = 0 $ $ 2N2904$ $ -V_{CB} = 50V, I_{E} = 0, $ $ T_{amb} = 150^{\circ}C $ $ 2N2904$ $ 2N2904A $ $ Collector-emitter cut-off current \\  -V_{CE} = 30V, +V_{BE} = 0.5V $ $ Base current \\  -V_{CE} = 30V, +V_{BE} = 0.5V $ $ Collector-base breakdown voltage \\  -I_{C} = 10\mu A, I_{E} = 0 $ $ *Collector-emitter breakdown voltage \\  -I_{C} = 10mA, I_{B} = 0 $ $ 2N2904 $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

<sup>\*</sup>Pulse condition, pulse width ≤300µs, duty cycle ≤2%.

<sup>†</sup>J.E.D.E.C. registered data.

## P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS

## 2N2904 2N2904A

			Min,	Max.	
-V (BR) EBO	Emitter-base breakdown $-1_E = 10\mu A$ , $I_C = 0$	voltage	5.0	-	V!
-V <sub>CE(sat)</sub>	*Collector -emitter saturat - $I_C$ = 150mA, - $I_B$ = 15mA	ion voltage	-	0.4	v
	$-I_{C} = 500 \text{ mA}, -I_{B} = 50 \text{ mA}$		-	1.6	v
-V <sub>BE(sat)</sub>	*Base-emitter saturation v $-I_C = 150 \text{mA}, -I_B = 15 \text{mA}$	oltage	-	1.3	v
	$-I_{C} = 500 \text{mA}, -I_{B} = 50 \text{mA}$		-	2.6	v
<sup>h</sup> FE	Static forward current tra	unsfer			
	$^{-1}C$ = 0.1mA, $^{-V}CE$ = 10V	2N2904 2N2904A	20 40	-	
	$-I_{C} = 1.0 \text{mA}, -V_{CE} = 10 \text{V}$	2N2904 2N2904A	25 40	-	
	$-I_C = 10 \text{mA}, -V_{CE} = 10 \text{V}$	2N2904 2N2904A	35 40	-	
	$*-I_{C} = 150 \text{mA}, -V_{CE} = 10 \text{V}$		40	120	
	$*-I_{C} = 500 \text{mA}, -V_{CE} = 10 \text{V}$	2N2904 2N2904A	20 40	- -	
<sup>c</sup> ob	Common base, open circu output capacitance -V <sub>CB</sub> =10V, I <sub>E</sub> =0, f=100		_	8.0	р <b>F</b>
c <sub>ib</sub>	Common base, open circuinput capacitance	it			•
	$V_{BE} = 2.0V, I_{C} = 0, f = 100$	kHz	-	30	$\mathbf{pF}$
f <sub>T</sub>	Transition frequency $-V_{CE} = 20V$ , $-I_{C} = 50$ mA,				
	f = 100MHz		200	-	MHz

<sup>\*</sup>Pulse condition, pulse width  $\leq 300 \mu s$ , duty cycle  $\leq 2\%$ .

		Max.	
Turn-on (see	Fig.1)		
$-V_{CC} = 30$	$V, -I_{CS} = 150 \text{mA}, -I_{B} = 15 \text{mA}$		
t <sub>d</sub>	Turn-on delay time	10	ns
t <sub>r</sub>	Rise time	40	ns
t <sub>on</sub>	Turn-on time $(t_d + t_r)$	45	ns
Turn-off (see	Fig. 2)		
$-v_{CC} = 6v$	$-I_{CS} = 150 \text{ mA}, -I_{B} = +I_{BM} = 15 \text{ mA}$		
t <sub>s</sub>	Storage time	80	ns
t <sub>t</sub>	Fall time	30	ns
t	Turn-off time $(t_g + t_f)$	100	ns

#### TEST CIRCUITS




Fig.1
Test circuit for determining delay, rise and turn-on time






Fig.2


Test circuit for determining storage, fall and turn-off time

WAVEFORMS







TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS



TYPICAL TRANSFER, MUTUAL AND INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS

P-N-P silicon planar epitaxial medium power transistors designed primarily for high-speed saturated switching and driver applications for industrial service.

QUICK REFER	RENCE DA	TA	
	2N2905	2N2905	5A
<sup>-V</sup> CBO <sup>max</sup> .		60	v
-V <sub>CEO</sub> max.	40	60	v
-I <sub>C</sub> max.		600	mA
$P_{tot}^{max} \cdot (T_{amb} = 25^{\circ}C)$		600	mW
T <sub>i</sub> max.		200	°c
$h_{EE}^{J}$ (- $I_{C} = 150 mA$ , - $V_{CE} = 10 V$ )		100-300	
$f_{T}$ min. $(-I_{C} = 50 \text{ mA}, f = 100 \text{ MHz})$		200	MHz
$t_{S}^{\text{max.}}$ (-I <sub>CS</sub> = 150mA,			
$-I_{B} = +I_{BM} = 15 \text{mA}$		80	ns

Unless otherwise stated data is applicable to both types

#### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

#### Millimetres Min. Max. Typ. 9.10 9.39 8.50 В 8.2 C 6.15 6.60 D 5.08 0.86 0.71 F1 0.51 12.7 F2F3 38.1 41.3 G1 1.01 G20.48 0.41 0.53 G3 Н 0.4 0.74 1.01 Collector connected to envelope

#### †RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

	60	v
2N2905	40	v
2N2905A	60	v
	5.0	v
	600	mA
	600	mW
	-65	°c
	200	°c
	200	°C
		2N2905 40 2N2905A 60 5.0 600 600

#### THERMAL CHARACTERISTIC

 $_{\rm j-amb}^{\rm \Theta}$  290 degC/W †ELECTRICAL CHARACTERISTICS (T  $_{\rm amb}$  = 25  $^{\rm O}{\rm C}$  unless otherwise stated)

			Min.	Max.	
-I <sub>CBO</sub>	Collector cut-off current				
СВО	$-V_{CB} = 50V, I_{E} = 0$	2N2905	-	20	n.A
	CB E	2N2905A	-	10	nA
	$-v_{CB} = 50V, I_{E} = 0,$				
	$T_{amb} = 150^{\circ} C$	2N2905	-	20	μA
	amo	2N2905A	-	10	μΑ
-I <sub>CEX</sub>	Collector-emitter cut-off current				
	$-V_{CE} = 30V, +V_{BE} = 0.5V$		-	50	nА
I <sub>BEX</sub>	Base current				
	$-V_{CE} = 30V, +V_{BE} = 0.5V$		-	50	nA <sub>.</sub>
-V <sub>(BR)CBO</sub>	Collector-base breakdown voltage				
	$I_{C} = 10\mu A, I_{E} = 0$		60	-	<b>V</b> .
-V <sub>(BR)CEO</sub>	*Collector-emitter breakdo voltage	own			
	$-I_C = 10 \text{mA}, I_B = 0$	2N2905	40	-	v
	СВ	2N2905A	60	-	v

<sup>†</sup>J.E.D.E.C. registered data

<sup>\*</sup>Pulse condition, pulse width ≤300µs, duty cycle ≤2%.

## P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS


## 2N2905 2N2905A

			Min.	Max.	
-V <sub>(BR)EBO</sub>	Emitter-base breakdown v $^{-1}E$ = 10 $\mu$ A, $^{1}C$ = 0	roltage	5.0	-	v
-V <sub>CE(sat)</sub>	*Collector-emitter saturation of C = 150mA, -I <sub>B</sub> = 15mA	ion voltage	-	0.4	v
	$-I_{C} = 500 mA, -I_{B} = 50 mA$		-	1.6	v
-VBE(sat)	*Base-emitter saturation v $^{-1}C$ = 150mA, $^{-1}B$ = 15mA	oltage	-	1.3	v
	$^{-1}C = 500 \text{mA}, -^{1}B = 50 \text{mA}$		-	2.6	V
h <sub>FE</sub>	Static forward current tra	nsfer			
	$-I_C = 0.1 \text{mA}, -V_{CE} = 10 \text{V}$	2N2905 2N2905A	35 75	- -	
	$-I_{C} = 1.0 \text{mA}, -V_{CE} = 10 \text{V}$	2N2905 2N2905A	50 100	- -	
	$-I_{C} = 10 \text{mA}, -V_{CE} = 10 \text{V}$	2N2905 2N2905A	75 100	-	
	$*-I_C = 150 \text{mA}, -V_{CE} = 10 \text{V}$		100	300	
	$*-I_C = 500 \mathrm{mA}, -V_{CE} = 10 \mathrm{V}$	2N2905 2N2905A	30 50	-	
<sup>C</sup> ob	Common base, open circuloutput capacitance $-V_{CB} = 10V$ , $I_E = 0, f = 100k$		-	8.0	pF
C <sub>ib</sub>	Common base, open circuinput capacitance +V <sub>BE</sub> = 2.0V, I <sub>C</sub> = 0, f = 10		-	30	pF
f <sub>T</sub>	Transition frequency -V <sub>CE</sub> = 20V, -I <sub>C</sub> = 50mA, f	= 100MHz	200	-	MHz

<sup>\*</sup>Pulse conditions, pulse width =  $300\mu$ A, duty cycle  $\leq 2\%$ .

		Max.	
Turn-on	(see fig.1)		
$-v_{CC} = 30$	$V, -I_{CS} = 150 \text{mA}, -I_{B} = 15 \text{mA}$		
$\mathbf{t}_{\mathbf{d}}$	Turn-on delay time	10	ns
$\mathbf{t_r}$	Rise time	40	ns
t <sub>on</sub>	Turn-on time $(t_{d}^{+}t_{r})$	45	ns
Turn-off	(see fig.2)		
$-v_{CC} = 6.0$	$_{OV}$ , $_{-I}_{CS} = 150 \text{mA}$ , $_{-I}_{B} = +I_{BM} = 15 \text{mA}$		
ts	Storage time	80	ns
$t_{\mathbf{f}}$	Fall time	30	ns
-	Turn-off time $(t_s + t_f)$	100	ns

#### TEST CIRCUITS



 $\label{eq:Fig.1} \label{eq:Fig.1}$  Test circuit for determining delay, rise and turn-on time

# P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS

## 2N2905 2N2905A




Fig. 2

Test circuit for determining storage, fall and turn-off time

#### WAVEFORMS




Fig. 3

P-N-P silicon planar epitaxial medium power transistors designed primarily for high-speed saturated switching and driver applications for industrial service.

QUICK RE	FERENCE DATA		
	2N2906	2N2906	A
-V <sub>CBO</sub> max.	60		v
-V <sub>CEO</sub> max. (-I <sub>C</sub> <100mA)	40	60	v
-I max.	600		mA
$P_{tot}^{max}$ . $(T_{amb} = 25^{\circ}C)$	400		mW
T, max.	200		°c
$h_{FE}^{J} (-I_{C} = 150 \text{mA}, -V_{CE} = 10 \text{V})$	40-12	0	
$f_{T} \min. (-I_{C} = 50 \text{mA}, f = 100 \text{MH})$	z) 200		MHz
t max. (-I <sub>CS</sub> =150mA,			
$^{-I}B^{=+I}BM^{=15mA}$	80		ns

Unless otherwise stated data is applicable to both types

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-18 B.S. 3934 SO-12A/SB3-6A

		Mil	limetres	
		Min.	Typ.	Max.
	A	4.53	-	4.8
	В	4.66	-	5.33
C1 D1 D2	C1	-	-	0.51
C2 C3	C2	12.7	-	-
	C3	12.7	-	15
03	D1	-	-	1.01
	D2	0.41	-	0.48
H G	D3	-	-	0.53
	E	0.84	-	1.17
—— <del> </del>	F	0.92	-	1.16
	G	-	2.54	-
Viewed from underside	н	5.31	-	5.84

Connections 1. Emitter 3. Collector connected to envelope

2. Base

#### †RATINGS

Limiting values of operation according to the absolute maximum system.

ות	00	t mi	เคล	ı

-V <sub>CBO</sub> max.		60	V
$-V_{CEO}$ max. $(-I_{C} = 0 \text{ to } 100 \text{mA})$	2N2906	40	v
CEO C	2N2906A	60	v
-V <sub>EBO</sub> max.		5.0	v
-I <sub>C</sub> max.		600	mA
$P_{tot}$ max. $(T_{amb} = 25^{\circ}C)$		400	mW
Temperature			
T min.		-65	°C
T max.		200	°C
T max.		200	°C

#### †THERMAL CHARACTERISTIC

0.44 degC/mW

†ELECTRICAL CHARACTERISTICS (T<sub>amb</sub> = 25°C unless otherwise stated)

	amo				
			Min.	Max.	
-I <sub>CBO</sub>	Collector cut-off current				
СВО	$-V_{CB} = 50V, I_{E} = 0$	2N2906	-	20	nА
	CB E	2N2906A	-	10	nA
	$-V_{CB} = 50V, I_{E} = 0,$				
	$T_{amb} = 150^{\circ}C$	2N2906	-	20	μΑ
	amb	2N2906A	-	10	$\mu$ A
-I <sub>CEX</sub>	Collector-emitter cut-off				
	$-V_{CE} = 30V, +V_{BE} = 0.5V$		-	50	nA
I BEX	Base current - $V_{CE} = 30V$ , + $V_{BE} = 0.5V$		-	50	nA
-V <sub>(BR)CBO</sub>	Collector-base breakdown voltage	ı			
	$-I_{C} = 10\mu A$ , $I_{E} = 0$		60	<b>-</b> .	V
-V <sub>(BR)CEO</sub>	*Collector-emitter breakdo	own			
	$-I_{C} = 10 \text{mA}, I_{R} = 0$	2N2906	40	-	v
	СВ	2N2906A	60	-	v

<sup>\*</sup>Pulse condition, pulse width≤300µs, duty cycle≤2%.

<sup>†</sup>J.E.D.E.C. registered data.

## P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS

## 2N2906 2N2906A

			Min.	Max.	
-V (BR)EBO	Emitter-base breakdown v $^{-1}E^{=10\mu A}$ , $^{1}C^{=0}$	voltage	5.0	-	v
<sup>-V</sup> CE(sat)	*Collector-emitter saturat $^{-1}C$ = 150mA, $^{-1}B$ = 15mA	ion voltage	-	0.4	v
	$-I_C = 500 \text{mA}, -I_B = 50 \text{mA}$		-	1.6	V
-V <sub>BE</sub> (sat)	*Base-emitter saturation v - $I_C$ = 150mA, - $I_B$ = 15mA	voltage	-	1.3	v
	$-I_C = 500 \text{mA}, -I_B = 50 \text{mA}$			2.6	v
h <sub>FE</sub>	Static forward current tra	ınsfer			
	$-I_{C} = 0.1 \text{mA}, -V_{CE} = 10 \text{V}$	2N2906 2N2906A	20 40	-	
	$-I_C = 1.0 \text{mA}, -V_{CE} = 10 \text{V}$	2N2906 2N2906A	25 40	-	
	$-I_{C} = 10 \text{mA}, -V_{CE} = 10 \text{V}$	2N2906 2N2906A	35 40	-	
	$*-I_{C} = 150 \text{mA}, -V_{CE} = 10 \text{V}$		40	120	
	$*-I_{C} = 500 \text{mA}, -V_{CE} = 10 \text{V}$	2N2906 2N2906A	20 40	- -	
C <sub>ob</sub>	Common base, open circu output capacitance			8.0	~17
C	$-V_{CB} = 10V$ , $I_{E} = 0$ , $f = 100$		-	0.0	pF
c <sub>ib</sub>	Common base, open circuinput capacitance	III.			
	$V_{BE} = 2.0V, I_{C} = 0, f = 100$	kHz	-	30	р <b>F</b>
$^{\mathrm{f}}\mathrm{_{T}}$	Transition frequency $-V_{CE} = 20V, -I_{C} = 50 \text{mA},$				
	f = 100MHz		200	-	MHz

<sup>\*</sup>Pulse condition, pulse width ≤300µs, duty cycle ≤2%.

		Max.	
Turn-on (see	Fig. 1)		
$-v_{CC} = 30$	$V_{\rm A} - I_{\rm CS} = 150  \text{mA}, - I_{\rm B} = 15  \text{mA}$		
t <sub>d</sub>	Turn-on delay time	10	ns
t <sub>r</sub>	Rise time	40	ns
ton	Turn-on time $(t_d + t_r)$	45	ns
Turn-off (see	Fig. 2)		
$-v_{CC} \approx 6V$	$-I_{CS} = 150 \text{ mA}, -I_{B} = +I_{BM} = 15 \text{ mA}$		
t	Storage time	80	ns
<b>t</b>	Fall time	30	- ns
t	Turn-off time (t <sub>s</sub> + t <sub>f</sub> )	100	ns

#### TEST CIRCUITS






Fig.1
Test circuit for determining delay, rise and turn-on time





 $\label{eq:Fig.2} \textbf{Fig.2}$  Test circuit for determining storage, fall and turn-off time WAVEFORMS



P-N-P silicon planar epitaxial medium power transistors designed primarily for high-speed saturated switching and driver applications for industrial service.

QUICK REFE	RENCE DA	TA	
	2N2907	2N2907A	
-V <sub>CBO</sub> max.		60	v
-V <sub>CEO</sub> max. (-I <sub>C</sub> <100mA)	40	60	v
-I max.		600	mA
$P_{tot}^{max}$ . $(T_{amb}^{=25}^{\circ}C)$		400	mW
T max.		200	$^{\mathrm{o}}\mathrm{c}$
$h_{FE}^{T} (-I_{C} = 150 \text{mA}, -V_{CE} = 10 \text{V})$		100-300	
$f_{T}$ min. (- $I_{C}$ = 50mA, $f$ = 100 MHz)		200	MHz
$t_s$ max. $(-l_{CS} = 150 \text{mA},$			
$^{-1}B = ^{+1}BM = 15mA)$		80	ns

Unless otherwise stated data is applicable to both types

#### OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-18 B.S. 3934 SO-12A/SB3-6A

		Mill	imetres	
		Min.	Typ.	Max.
	Α	4.53	-	4.8
, B	В	4.66	-	5.33
<u>C1</u> <u>D1</u>	C1	-	-	0.51
C2 D2	C2	12.7	-	-
C2 C3	C3	12.7	-	15
D3	<b>D</b> 1	-	-	1.01
	D2	0.41	-	0.48
T TE	<b>D</b> 3	-	-	0.5/B
H G	E	0.84	-	1.17
	F	0.92	-	1.16
	G	-	2.54	-
Viewed from underside	Н	5.31	-	5.84
Connections 1. Emitter 3. Colle	ector col	nnected to en	verope	

- Mullard -

2. Base

#### †RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

-V <sub>CBO</sub> max.		60	v
-V <sub>CEO</sub> max. (-I <sub>C</sub> = 0 to 100mA)	2N2907	40	v
CEO	2N2907A	60	v
-V <sub>EBO</sub> max,		5.0	v
-I <sub>C</sub> max.		600	mA
P <sub>tot</sub> max. (T <sub>amb</sub> = 25°C		400	mW
Temperature			
T min.		-65	°c
T max.		200	°c
T, max.		200	°c

#### **†THERMAL CHARACTERISTIC**

θ j-amb 0.44 degC/mW

 $\uparrow$ ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}$ C unless otherwise stated)

	anto				
			Min.	Max.	
-I <sub>CBO</sub>	Collector cut-off current				
CBO	$-V_{CB} = 50V, I_{E} = 0$	2N2907	-	20	nA
	-	2N2907A	~	10	nА
	$-V_{CB} = 50V, I_{E} = 0,$				
	$T_{amb} = 150^{\circ}C$	2N2907	-	20	μA
	amo	2N2907A	-	10	μA
-I <sub>CEX</sub>	Collector-emitter cut-off				
	current			50	4
	$-V_{CE} = 30V, +V_{BE} = 0.5V$		-	90	nA.
I <sub>BEX</sub>	Base current				
BEX	$-V_{CE} = 30V, +V_{BE} = 0.5V$		-	50	n.A
	CE BE				
-V <sub>(BR)CBO</sub>	Collector-base breakdown	1			
(21,4020	voltage				
	$-I_{C} = 10\mu A$ , $I_{E} = 0$		60	-	V
-v	*Collector-emitter breakde	oum			
-V (BR)CEO	voltage	own.			
	-I <sub>C</sub> = 10mA, I <sub>R</sub> = 0	2N2907	40	-	v
	C B	2N2907A	60	-	V

<sup>\*</sup>Pulse condition, pulse width≤300µs, duty cycle≤2%.

<sup>†</sup>J.E.D.E.C. registered data

## P-N-P SILICON PLANAR EPITAXIAL TRANSISTORS

### 2N2907 2N2907A

			Min.	Max.	
-V(BR)EBO	Emitter-base breakdown v $^{-1}E^{=10\mu A}$ , $^{1}C^{=0}$	oltage	5.0	-	v
-V <sub>CE(sat)</sub>	*Collector-emitter saturation $-I_C = 150 \text{mA}$ , $-I_B = 15 \text{mA}$	on voltage	-	0.4	v
	$-I_{C} = 500 \mathrm{mA}, -I_{B} = 50 \mathrm{mA}$		-	1.6	v
-VBE(sat)	*Base-emitter saturation v $^{-I}C$ = 150mA, $^{-I}B$ = 15mA	oltage	-	1.3	v
	$^{-1}C = 500 \text{mA}, -^{1}B = 50 \text{mA}$		-	2.6	v
h <sub>FE</sub>	Static forward current tra	nsfer			
	$-I_{C} = 0.1 \text{mA}, -V_{CE} = 10V$	2N2907 2N2907A	35 75	- -	
	$^{-1}C^{=1.0\text{mA}}, -^{V}CE^{=10V}$	2N2907 2N2907A	50 100	-	
	$^{-1}C$ = 10mA, $^{-V}CE$ = 10V	2N2907 2N2907A	75 100	-	
	$*-I_C = 150 \text{mA}, -V_{CE} = 10 \text{V}$		100	300	
	$*-I_C = 500 \mathrm{mA}, -V_{CE} = 10 \mathrm{V}$	2N2907 2N2907A	30 50	- -	
C <sub>ob</sub>	Common base, open circu output capacitance -V <sub>CB</sub> =10V, I <sub>E</sub> =0,f=100k		-	8.0	р <b>F</b>
C <sub>ib</sub>	Common base, open circuinput capacitance +VBE = 2.0V, IC = 0, f = 10		-	30	p <b>F</b>
f <sub>T</sub>	Transition frequency -V <sub>CE</sub> = 20V, -I <sub>C</sub> = 50mA, f	= 100MHz	200	<del>-</del>	MHz

<sup>\*</sup>Pulse conditions, pulse width =  $300\mu$ A, duty cycle  $\leq 2\%$ .

	The State of the S	Max.	
Turn-on (s	see fig.1)		
$-V_{CC} = 30V$	$I_{CS} = 150 \text{mA}, -I_{B} = 15 \text{mA}$		
t <sub>d</sub>	Turn-on delay time	10	ns
t	Rise time	40	ns
ton	Turn-on time $(t_d + t_r)$	45	ns
Turn-off (	see fig.2)		
$-V_{CC} = 6.07$	$I_{\text{CS}} = 150 \text{mA}, -I_{\text{B}} = +I_{\text{BM}} = 15 \text{mA}$		
t <sub>s</sub>	Storage time	80	ns
$\mathbf{t_f}$	Fall time	30	ns
	Turn-off time $(t_s + t_f)$	100	ns

#### TEST CIRCUITS




Fig.1
Test circuit for determining delay, rise and turn-on time




Fig. 2

Test circuit for determining storage, fall and turn-off time

#### WAVEFORMS




Fig. 3

N-P-N silicon planar transistor designed for medium speed, saturated and nonsaturated switching applications for industrial service.

QUICK REFERENCE DAT	A	
V <sub>CBO</sub> max.	60	V
V <sub>CEO</sub> max.	40	V
I <sub>C</sub> max.	700	mA
$P_{\text{tot}}^{\text{max.}} (T_{\text{case}}^{\text{=} 25^{\circ} \text{C}})$	5.0	w
T, max.	200	$^{\circ}c$
$h_{FE}^{J} (I_{C} = 150 \text{mA}, V_{CE} = 10 \text{V})$	50-250	
$f_{T}$ min. $(I_{C} = 50 \text{mA}, V_{CE} = 10 \text{V}, f = 20 \text{MHz})$	100	MHz

#### **OUTLINE AND DIMENSIONS**

Conforming to B.S. 3934 SO-3/SB3-3A J.E.D.E.C. TO-5

	Milli	imetres	
	Min.	Nom.	Max.
A	9. 10	-	9.39
В	8.20	-	8.50
С	6.15	-	6.60
D	-	5.08	-
E	0.71	-	0.86
F1	-	-	0.51
F2	12.7	-	-
F3	38.1	-	41.3
G1		-	1.01
G2	0.41	-	0.48
G3	-	-	0.53
Н	-	0.4	-
J	0.74	-	1.01

Collector connected to case

#### **TRATINGS**

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBO</sub> max.	60	v
*V <sub>CEO</sub> max.	40	v
V <sub>EBO</sub> max.	5.0	v
I max.	700	mA
$P_{tot}$ max. $(T_{case}^{25} C)$	5.0	w
Temperature		
T min.	-65	$^{\rm o}$ C
T stg max.	200	$^{\mathrm{o}}\mathrm{c}$
T <sub>i</sub> max.	200	°C

\*For I = 0 to 100mA (pulsed), pulse duration=300 $\mu$ s, duty factor = 1.8%; 0 to 700mA for shorter pulses.

#### †THERMAL CHARACTERISTIC

$$\Theta_{j-case}$$
 (above  $25^{\circ}C$ ) 35 degC/W

†ELE

ECTRICAL C	HARACTERISTICS $(T_{amb} = 25^{\circ}C)$			
		Min.	Max.	
ICEX	Collector-emitter cut-off current V <sub>CE</sub> = 60V, -V <sub>BE</sub> = 1.5V	-	0.25	μΑ
-I <sub>BEX</sub>	Base current $V_{CE} = 60V$ , $-V_{BE} = 1.5V$	-	0.25	μΑ
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 100 \mu A$ , $I_E = 0$	60	-	. <b>v</b>
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage $I_E = 100\mu A$ , $I_C = 0$	5.0	-	v
:	**Collector-emitter breakdown voltage	Ş		
V <sub>(BR)CEO</sub>	$I_{C} = 100 \mu A, I_{B} = 0$	40	-	v
V <sub>(BR)CER</sub>	$I_C = 100 \text{mA}, R_{BE} = 10\Omega$	50	-	v

<sup>\*\*</sup>Pulse test, pulse width =  $300\mu s$ , duty factor = 1.8%. †J.E.D.E.C. registered data.

### N-P-N SILICON PLANAR TRANSISTOR

## 2N3053

#### ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Max	х.
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $I_C = 150  \text{mA}$ , $I_B = 15  \text{mA}$		1.4	v
V <sub>BE(sat)</sub>	Base-emitter saturation voltage $I_C = 150 \mathrm{mA}$ , $I_B = 15 \mathrm{mA}$	-	1.7	v
$v_{BE}$	Base-emitter voltage $I_C = 150 \text{ mA}, \ V_{CE} = 2.5 \text{ V}$	-	1.7	v
h <sub>FE</sub>	Static forward current transfer ratio  I <sub>C</sub> = 150mA, V <sub>CF</sub> = 2.5V	25	-	
	$**I_C = 150 \text{ mA}, \ V_{CE} = 10 \text{ V}$	50	250	
f <sub>T</sub>	Transition frequency $I_C = 50 \text{mA}$ , $V_{CE} = 10 \text{V}$ , $f = 20 \text{MHz}$	100	~	MHz
$^{\rm C}{}^{ m ob}$	Output capacitance $V_{CB} = 10V$ , $I_{C} = 0$ , $f = 140$ kHz	-	15	pF
c <sub>ib</sub>	Input capacitance $V_{EB} \approx 0.5V$ , $I_E \approx 0$ , $f = 140kHz$	-	80	рF


<sup>\*\*</sup> Pulse test, pulse width =  $300\mu s$ , duty factor = 1.8%.

N-P-N silicon diffused power transistor, intended for high quality amplifiers, power supplies, inverters and similar industrial applications.

QUICK REFERENCE DATA		
V <sub>CBO</sub> max.	100	v
$V_{CER}$ max. $(R_{BE} = 100 \Omega)$	70	v
I <sub>C</sub> max.	15	A
$P_{tot}^{max}$ . $(T_{mb}^{\leq 25}^{\circ}C)$	115	W
T <sub>i</sub> max.	200	°c
$h_{FE} (I_C = 4.0A, V_{CE} = 4.0V)$	20-70	
$f_{T}$ min. $(I_{C} = 1.0A, V_{CE} = 4.0V, f = 1.0 MHz)$	0.8	MHz

#### OUTLINE AND DIMENSIONS

Conforming to B.S. 3934 SO-5B/SB2-2 J.E.D.E.C. TO-3



#### Collector connected to envelope

Accessories available: 56239A (insulating bush), 56201B (mica washer), 56214 (lead washer)

#### RATINGS

Limiting values of operation according to the absolute maximum system.

#### Electrical

V <sub>CBO</sub> max.	100	v
$V_{CER}^{max}$ . $(R_{BE}^{=100\Omega})$	70	v
V <sub>EBO</sub> max.	7.0	v
I <sub>C</sub> max.	15	Α
I <sub>B</sub> max.	7.0	А
$P_{tot}^{max}$ . $(T_{mb} \le 25^{\circ}C)$	115	w

#### Temperature

T range	-65 to +200	$^{ m o}{ m C}$
T <sub>i</sub> max.	200	$^{\mathrm{o}}\mathrm{c}$

#### THERMAL CHARACTERISTIC

$$R_{\text{th}(j-mb)}$$
 1.5 degC/W

ELECTRICAL CHARACTERISTICS (T  $_{\rm i}$  = 25  $^{\rm o}{\rm C}$  unless otherwise stated)

	j			
	•	Min.	Max.	
	Collector cut-off current			
I <sub>CEO</sub>	$V_{CE} = 30V, I_{B} = 0$	-	0.7	mA
ICEX	$V_{CE} = 100V, -V_{BE} = 1.5V$	-	5.0	mA
ICEX	$V_{CE} = 100V, -V_{BE} = 1.5V,$ $T_{j} = 150^{\circ}C$	-	10	mA
IEBO	Emitter cut-off current $V_{EB} = 7.0V, I_{C} = 0$	-	5.0	mA
	Collector-emitter sustaining voltage			
V CEO(sust)	$I_{C} = 0.2A, I_{B} = 0$	60	-	V
VCER(sust)	$I_C = 0.2A, R_{BE} = 100\Omega$	70	-	v
$v_{_{ m BE}}$	Base-emitter voltage I <sub>C</sub> =4.0A, V <sub>CE</sub> =4.0V	-	1.8	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage			
	$I_{C} = 4.0A, I_{B} = 0.4A$	-	1.1	v
	$I_{C} = 10A, I_{B} = 3.3A$	-	4.0	v

## N-P-N SILICON DIFFUSED POWER TRANSISTOR

## 2N3055

#### ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Max.	
h <sub>FE</sub>	Static forward current transfer ratio $I_C = 4.0A$ , $V_{CE} = 4.0V$	20	70	
f <sub>T</sub>	Transition frequency I <sub>C</sub> =1.0A, V <sub>CE</sub> =4.0V, f=1.0MHz	0.8	-	MHz
h <sub>fe</sub>	Small signal forward current transfer ratio $I_C = 1.0A$ , $V_{CE} = 4.0V$ ,			
	f = 1.0 kHz	15	-	

The 2N3553, 2N3375, and 2N3632 are silicon power transistors. The 2N3553 and 2N3375 are designed for v.h.f./u.h.f. application and the 2N3632 for v.h.f. application in industrial and military transmitting equipment.

QUICK	REFERENCE			
	2N3553	2N3375	2N3632	
V <sub>CBO</sub> max.	65	65	65	٧
V <sub>CEO</sub> max.	40	40	40	٧
I <sub>CM</sub> max.	1.0	1.5	3.0	A
$P_{tot}$ max. $(T_{mb} \leq 25^{\circ}C)$	7.0	11.6	23	W
T <sub>j</sub> max. (operating)	200	200	200	°C
f <sub>T</sub> typ.	500	500	400	MHz
Output power				
at $V_{CE} = 28V$ , common emits $P_{out}$ min. ( $P_{in} = 0.25W$ , $f = 1$		_	_	w
$P_{out}$ min. ( $P_{in} = 1.0W$ , $f = 10$	00MHz) —	7.5	_	W
$P_{out}$ min. $(P_{in} = 1.0W, f = 40)$	00MHz) —	3.0	_	W
$P_{out}$ min. $(P_{in} = 3.5W, f = 17)$	'SMH-)		13.5	W

#### **OUTLINE AND DIMENSIONS**

For details see page D4.

2N3553 Conforms to J.E.D.E.C. TO-39, B.S. 3934 SO-3/SB3-3B 2N3375 and 2N3632 Conform to J.E.D.E.C. TO-60

# **RATINGS**

Limiting values of operation according to the absolute maximum system.

Electrica	1			44.5	
		2N3553	2N3375	2 N 3 6 3 2	2
Va	30 max.	65	65	65	
		<del>4</del> 0	40	40	v
	EO max.				
	BO <b>max.</b>	4.0	4.0	4.0	V
le r	nax.	0.35	0.5	1.0	A A
lem.	max.	1.0	1.5	3.0	Α
	max.( $T_{mb} \leq 25^{\circ}C$ )	7.0	11.6	23	W
• 101					
Tempera	ture				
Teta	min.			-65	°C
	max.			+200	°Č
T	nax. (operating)			+ 200	.č
				T 200	C
*See sate of	operation area curves on p	ages C1 ar	nd C2		
THERMAL CH	HARACTERISTICS				
$\theta_{\mathrm{i-mb}}$	IAMAG I EMISTICS	25	15	75	do-C/M
		23		7.3	degC/W
$\theta_{mb-h}$			0.6	0.6	degC/W
θ <sub>mb-h</sub> (mo	unted with top clamping				
was	her of accessory 56218)	1.0	_	_	degC/W
θ <sub>mb-b</sub> (mo	unted with top clamping				• ,
ome was	her of accessory 56218 and				
was	ner or accessory 30210 and				
	oron nitride washer for				
elec	trical insulation)	1.2		_	degC/W
ELECTRICAL (	CHARACTERISTICS (T	1 = 25°C)			
	•				
$V_{(BR)CBO}$ min.	Collector-base breakdown	1			
	voltage				
	$I_{\rm C} = 250 \mu A, I_{\rm E} = 0$	65	65	65	٧
	Collector-emitter breakdo	own			
	voltage				
V <sub>(BR)CEX</sub> min.**	$I_C = 0$ to 200mA,				
(BR)CEX IIIII.					.,
	$V_{EB} = 1.5V$ , $R_B = 33\Omega$	65	65	65	٧
V <sub>(BR)CEO</sub> min.**	$I_{\rm C}=0$ to 200mA, $I_{\rm B}=0$	40	40	40	٧
V <sub>(BR)EBO</sub> min.	Emitton boss baselide				
V(BR)EBO IIIII.	Emitter-base breakdown				
	voltage				
	$I_{\rm E}=250\mu {\sf A},\ I_{\rm C}=0$	4.0	4.0	4.0	V
I <sub>CEO</sub> max.	Collector cut-off current				
	$V_{CE} = 30V, I_{B} = 0$	100	100	250	μΑ
$h_{FE}$	Large signal forward			250	μ, ι
	current transfer ratio				
	$I_{\rm C}=125{\rm mA},V_{\rm CE}=5.0{\rm V}$				
	min.	15	15		
	max.	200	200	_	
	$I_{\rm C}=$ 250mA, $V_{\rm CE}=$ 5.0V				
	min.	10	10	10	
				• -	
	max.	100	100	150	
	$I_{\rm C} = 1000 {\rm mA}, V_{\rm CE} = 5.0 {\rm V}$	•			
	min.	-	_	5	
	max.	_		110	

<sup>\*\*</sup>Pulsed through an inductor (25mH);  $\delta =$  0.5; f = 50Hz.

# ELECTRICAL CHARACTERISTICS $(T_j = 25^{\circ}C)$

		2	N3553	2N3375	2N3632	
$V_{\mathrm{BE}}$	Base-Emitter Voltage (max.)					
	$I_{\rm C}=250$ mA, $V_{\rm CE}=5$ V		1.5		_	٧
	$I_C = 500$ mA, $V_{CE} = 5$ V		_	1.5		V
	$I_{\rm C} = 1000$ mA, $V_{\rm CE} = 5$ V		_	_	1.5	٧
$V_{\mathrm{CE}(\mathrm{Sat})}$	Collector-emitter saturation	voltage (max.)				
	$I_C = 250 \text{mA}, I_B = 50 \text{mA}$	(11147.)	1.0	_	_	V
	$I_C = 500 \text{mA}, I_B = 100 \text{mA}$		_	1.0	_	٧
	$I_{\rm C} = 1000 \text{mA}, I_{\rm B} = 200 \text{mA}$		_		1.0	٧
$f_T$ typ.	Transition frequency					
	$V_{CE} = 28V, I_{C} = 125 mA$		500	500		MHz
	= 500mA		_		400	MHz
$C_{tc}$	Collector capacitance					
	$V_{CB} = 28V$ , $I_E = I_C = 0$ , $f =$	1MHz				
		(max.)	10	10	20	рF
$c_{\mathrm{c}}$	Collector-case capacitance	(max.)	_	6.0	6.0	pF
Re(hie)	Real part of input impedance	e				
	$f = 200MHz, I_C = 125mA,$					
	$V_{\rm CE} = 28V$	(max.)	20	20	_	Ω
	$f = 200MHz$ , $I_C = 250mA$ ,					
	$V_{\rm CE} = 28V$	(max.)	_	_	20	Ω

# R.F. Performance

in un-neutralised common emitter amplifier

$V_{CE} =$	- 28∨					
Туре	Freq.	Power out	Power in	· lc	η	Circuit No,
2N3553	175MHz	2.5W	< 0.25W	<180 $mA$	>50%	fig 2
2N3375	100MHz	7.5W	<1.0W	<410mA	>65%	fig 1
2N3375	400MHz	> 3.0 W	1.0W	270mA	>40%	fig 3
2N3632	175MHz	>13.5W	3.5W	690mA	>70%	fig 2

The transistors can withstand an output V.S. W.R. of 3:1 varied through all phases for the conditions mentioned in the above table.

# OUTLINE AND DIMENSIONS FOR 2N3553

Conforms to J.E.D.E.C. TO-39 B.S.3934 SO-3/SB3-3B


F1 G1 F2 G2 G3	C F3
45°:33° • • • • • • • • • • • • • • • • • •	

	Milli	metres	
	Min.	Min. Nom.	
A	8.64	8.9	9.4
В	7.75	8.15	8.5
С	6.1	6.36	6.6
D	-	5.08	-
E	0.71	0.79	0.86
F	13	-	_
Н	-	0.4	-
J	0.74	0.85	1.0

Collector connected to case

# OUTLINE AND DIMENSIONS FOR 2N3375, 2N3632

Conforms to TO-60



Millimetres				
	Nom.			
A	11.10			
В	3.18			
С	6.86			
φD	8.38			
$\phi D_1$	10.92			
$\phi D_2$	5.08			
L	3.81			
φŢ	0.97			

# SOLDERING AND WIRING RECOMMENDATIONS (2N3553)

- When using a soldering iron, transistors may be soldered directly into the circuit, but heat conducted to the junction should if possible be kept to a minimum by the use of a thermal shunt.
- 2. Transistors may be dip-soldered at a solder temperature of 245°C for a maximum soldering time of 5 seconds. The case temperature during soldering must not at any time exceed the maximum storage temperature. These recommendations apply to a transistor mounted flush on a board having punched-through holes, or spaced at least 1.5mm above a board having plated-through holes.
- Care should be taken not to bend the leads nearer than 1.5mm from the seal.
- 4. If devices are stored at temperatures above 100°C before incorporation into equipment, some deterioration of the external surface is likely to occur which may make soldering into the circuit difficult. Under these circumstances the leads should be retinned using a suitable activated, flux.

# NOTES (2N3375, 2N3632)

 A heatsink thermal resistance of 3degC/W is recommended for operation in ambient temperature up to 65°C.

### CAUTION

This device incorporates Beryllium Oxide, the dust of which is toxic. The device is entirely safe provided that it is not dismantled. Care should be taken to ensure that all those who may handle, use or dispose of this device are aware of its nature and of the necessary safety precautions. In particular, it should never be thrown out with general industrial or domestic waste.

# DISPOSAL SERVICE

Devices requiring disposal may be returned to Mullard Service Department. They must be separately and securely packed and clearly identified. If any are damaged or broken they MUST NOT be sent through the post. In this case advice is available from the Service Department.

Service Department, Mullard Limited, New Road, Mitcham, Surrey.

# COMMON EMITTER TEST CIRCUIT 100MHz 2N3375




Fig. 1

 $\begin{array}{lll} C_1 = 3.5 - 61.5 pF & \text{air trimmer.} \\ C_2 = 3.5 - 61.5 pF & \text{air trimmer.} \\ C_3 = 10 nF & \text{polyester.} \\ C_4 = 4 - 29 pF & \text{air trimmer.} \\ C_5 = 4 - 29 pF & \text{air trimmer.} \\ C_6 = 330 pF & \text{ceramic.} \\ C_7 = 10 \eta F & \text{polyester.} \end{array}$ 

 $L_1=2$  turns of 1.5mm closely wound enamelled Cu wire, int. diam. 10mm, leads:  $2\times 10$ mm.

 $L_2$  = Ferroxcube choke coil, Z (at 100MHz) =  $700\Omega \pm 20\%$ .

 $L_3 = 23$  turns of 0.7mm closely wound enamelled Cu wire, int. diam. 6mm.

 $L_4=5$  turns of 1.5mm closely wound enamelled Cu wire, int. diam. 12mm, leads:  $2\times 10\text{mm}.$ 

 $R_1 = 1.35\Omega$  carbon.

 $R_2 = 10\Omega$  carbon.

# COMMON EMITTER TEST CIRCUIT 175MHz 2N3553, 2N3632




Fig. 2

$$C_1$$
  $C_2$  = 4–29pF

air trimmer.

C<sub>3</sub>

 $C_5 \approx 10 nF$ 

polyester.

 $C_6 \approx 100 pF$ 

ceramic.

L<sub>1</sub> = 1 turn of 1mm Cu wire, int. diam. 10mm; Leads: 2×10mm.

 $L_2 = Ferroxcube choke coil. Z (at 175MHz) = 550<math>\Omega \pm 20\%$ .

 $L_2 = 15$  turns of 0.7mm closely wound enamelled Cu wire, int. diam 4mm.

 $L_4=3$  turns of 1.5mm closely wound enamelled Cu wire, int. diam 12mm, Leads:  $2\times 20\text{mm}.$ 

R = 0-20 for 2N3632 and R = 00 for 2N3553.

\*Emitter of the 2N3632 is connected to case as short as possible. The length of the external emitter wire of the 2N3553 is 1.6mm.

# COMMON EMITTER TEST CIRCUIT 400MHz 2N3375




Fig. 3

$C_1 = 0.7-6.7 pF$	ceramic trimmer.
$C_2 = 0.7-6.7 pF$	ceramic trimmer.
$C_3 = 0.5 - 3.5 pF$	ceramic trimmer.
$C_4 = 3-19pF$	air trimmer.
$C_5 = 3-19pF$	air trimmer.
$C_6 = 15pF$	ceramic.
$C_7 = 15pF$	ceramic.
$C_8 = 4700 pF$	ceramic.

 $L_1 = 20$ mm straight Cu wire diam. 1.5mm, spaced 8mm from chassis.

 $L_2 = 17$  turns of 0.5mm closely wound enamelled Cu wire, int. diam. 3mm.


 $L_3 = 7$  turns of 0.5mm closely wound enamelled Cu wire, int. diam. 3mm.

 $L_4 = 1$  turn of 1.5mm Cu wire, int. diam. 10mm, leads:  $2 \times 5$ mm.

 $R = 0-5\Omega$ .

\*Emitter connected to case as short as possible.

# FREQUENCY DOUBLER TEST CIRCUIT 87.5MHz-175MHz 2N3553



$$C_4 = 3.5-61.5pF$$
 air trimmer.

$$C_5 = 56pF$$
 ceramic.  
 $C_6 = 680pF$  ceramic.  
 $C_7 = 150pF$  ceramic.

$$C_7 = 150 pF$$
 ceramic.  
 $C_8 = 100 pF$  ceramic.  
 $C_9 = 10 nF$  polyester.

 $L_1=5$  turns of 1mm Cu wire, winding pitch 1.5mm, int. diam. 6mm, Leads:  $2\times12$ mm.

 $L_2$  = Ferroxcube choke coil, Z (at 87.5MHz) = 750 $\Omega \pm 20\%$ .


 $L_3 = 15$  turns of 0.7mm closely wound enamelled Cu wire, int. diam. 4mm.

 $L_4=6$  turns of 1mm Cu wire, winding pitch 1.5mm, int. diam. 6mm, leads:  $2\times12$ mm.

 $R_1 = 0-50\Omega$ .

 $R_2 = 10\Omega$  carbon.

PARAMETRIC FREQUENCY TREBLER TEST CIRCUIT 156.7MHz-470MH 2N3553



\*Tuned to second harmonic frequency.

Fig. 5

$$\begin{array}{c} C_1 \\ C_2 \\ C_3 \\ C_4 \\ \end{array} \\ \begin{array}{c} 4-29 pF \\ \end{array} \quad \text{air trimmer.} \quad \begin{array}{c} C_8 &= 1 pF \\ C_9 &= 12 pF \\ C_{10} &= 100 pF \\ C_{11} &= 1000 pF \\ \end{array} \\ \begin{array}{c} ceramic. \\ ceramic. \\ ceramic. \\ ceramic. \\ ceramic. \\ \end{array} \\ \begin{array}{c} feed through. \\ ceramic$$

 $L_1 = 35$ mm straight Cu wire, diam. 1mm, spaced 5.5mm from chassis.

 $L_2 = Ferroxcube choke coil, Z (at 156,7MHz) = 600\Omega \pm 20\%$ .

 $L_3 = 18$ mm straight Cu wire, diam. 1mm, spaced 5.5mm from chassis.

 $L_4 = 7$  turns of 0.5mm closely wound enamelled Cu wire, int. diam. 3.5mm.

 $L_5=3$  turns of 1mm Cu wire, winding pitch 1.7mm, int. diam. 8.5mm, leads:  $2\times 10\text{mm}$ .

 $L_6=2$  turns of 1mm Cu wire, winding pitch 1.7mm, int. diam. 7mm, leads:  $2\times 10\text{mm}.$ 

 $L_7 = 40$ mm straight Cu wire, diam. 1.5mm spaced 5.5mm from chassis.


 $L_8 = 1$  turn of 1mm Cu wire, int. diam. 7mm, leads:  $2 \times 5$ mm.


### **Performance**


Typical performance at a supply voltage of 28V.


Po	Pi	G	lc	η
(W)	(W)	(dB)	(mA)	(%)
1.5	0.27	7.5	125	43
2.0	0.39	7.1	156	46


The issue of the information contained in this publication does not imply any authority or licence for the utilisation of any patented feature.
















# **EXPLANATION OF AREAS OF SAFE OPERATION**

- Region I Operation is allowed under all base-emitter conditions, provided no limiting values are exceeded (d.c. and a.c. operation).
- Region II Operating is allowed under all base-emitter conditions with frequencies ≥ 1MHz, provided no limiting values are exceeded.


  Care must be taken to reduce the d.c. adjustment to region I before removing the a.c. signal.


  This may be achieved by an appropriate bias in class A, B or C.
- Region III Operating during switching-off in this region is allowed, provided the transistor is cut-off with  $-V_{\rm BB} \leqslant 1.5 V$  and  $R_{\rm BE} \geqslant 33 \Omega, \ l_{\rm C} \leqslant 400 \text{mA}$  and the transient energy does not exceed 2 mWs.






TYPICAL OUTPUT POWER PLOTTED AGAINST FREQUENCY






TYPICAL OUTPUT POWER PLOT-TED AGAINST FREQUENCY

TYPICAL COLLECTOR CAPACIT-ANCE PLOTTED AGAINST COL-LECTOR-BASE VOLTAGE





TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE PLOTTED AGAINST JUNCTION TEMPERATURE




TYPICAL COLLECTOR CURRENT PLOTTED AGAINST BASE-EMITTER VOLTAGE

# SILICON V.H.F. N-P-N POWER TRANSISTORS






COLLECTOR CURRENT PLOTTED AGAINST BASE CURRENT




TYPICAL LARGE SIGNAL FORWARD CURRENT TRANSFER RATIO PLOTTED AGAINST COLLECTOR CURRENT




COLLECTOR CURRENT PLOTTED AGAINST COLLECTOR-EMITTER VOLTAGE WITH BASE CURRENT AS A PARA-METER


400




TYPICAL TRANSITION FREQUENCY PLOTTED AGAINST COLLECTOR CURRENT WITH COLLECTOR-EMITTER VOLT-AGE AS A PARAMETER




TYPICAL TRANSITION FRE-QUENCY PLOTTED AGAINST JUNCTION TEMPERATURE




OUTPUT POWER **PLOTTED** AGAINST COLLECTOR-EMITTER VOLTAGE WITH INPUT POWER AS A PARAMETER





OUTPUT POWER PLOTTED AGAINST COLLECTOR-EMITTER VOLTAGE WITH INPUT POWER AS A PARAMETER



POWER GAIN, POWER OUTPUT, AND EFFICIENCY CURVES PLOTTED AGAINST INPUT POWER AND BASE-EMITTER VOLTAGE FOR DOUBLER CIRCUIT ON PAGE D9


N-P-N silicon diffused power transistors intended for use in a wide variety of linear power applications in audio amplifiers, converters, voltage regulators, power supplies, etc.

QUICK RE	FERENCE DATA		
	2N3442	2N4347	
V <sub>CBO</sub> max.	160	140	v
V <sub>CEO</sub> max.	140	120	v
I <sub>C</sub> max.	10	5	Α
$P_{tot}$ max. $(T_{mb} \le 25^{\circ}C)$	117	100	W
T <sub>i</sub> max.	200	200	$^{\mathrm{o}}C$
$h_{FE}^{J}$ min., $I_{C} = 3A$ , $V_{CE} = 4V$	20-70	-	
$I_{C}^{=2A}$ , $V_{CE}^{=4V}$	_	20-70	

Unless otherwise stated data are applicable to both types

### OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-5B/SB2-2 J.E.D.E.C. TO-3



Collector connected to envelope

Accessories available: 56239A (insulating bush), 56201B (mica washer), 56214 (lead washer)

# RATINGS


Limiting values of	peration according	to the absolute	maximum system.
--------------------	--------------------	-----------------	-----------------


E	lectrical		2	N3442	2N4	347	
	V <sub>CBO</sub> max	•		160	140	)	v
	V <sub>CEO</sub> max			140	120	)	v
		$. (R_{\overline{BE}} = 100\Omega)$		150	130	)	v
	V <sub>EBO</sub> max			7.0	•	7.0	v
	I max.			10	;	5.0	Α
	I <sub>CM</sub> max.			15	10	)	Α
	I max.			7.0	:	3.0	Α
		$(T_{mb} \leq 25^{\circ}C)$		117	100	)	w
Т	emperature						
	T <sub>stg</sub>			-65	to +200		°c
	T max.			:	200		°C
THERM	AL CHARAC	CTERISTICS					
	R <sub>th(j-mb)</sub>	Thermal resistance, juncti mounting-base	ion to	1.5	:	1.75	degC/W
	R <sub>th(mb-h)</sub>	Thermal resistance, moun base to heatsink	ting-		0.5		degC/W
	R <sub>th(mb-h)</sub>	Thermal resistance, moun base to heatsink with access 56201, 56214	-		0.75		degC/W
ELECT	RICAL CHA	RACTERISTICS (T <sub>i</sub> = 25 <sup>0</sup> C ui	nless othe	rwise si	tated)		
		j -		Min.	Тур.	Max.	
I <sub>СВО</sub>		base cut-off current V <sub>CB</sub> =140V		-	50	1000	μΑ
т	-	emitter cut-off current					
ICEX		.5V, V <sub>CE</sub> = 140V	2N344	2 -	5.0	1000	$\mu$ A
		$.5V, V_{CE} = 140V, T_{mb} = 150$	<sup>o</sup> C 2N344	2 -	0.1	10	mA
		.5V, V <sub>CE</sub> = 120V	2N344		1.0	-	$\mu$ A
	22	02	2N434	7 -	5.0	2000	μΑ
	$-v_{BE} = 1$	.5V, $V_{CE} = 120V$ , $T_{mb} = 150$	OC 2N434	7 -	0.1	10	mA
$I_{EBO}$		t-off current					
	$I_C = 0, V$	$I_{\rm EB} = 7V$		-	1.0	5000	μΑ

# N-P-N SILICON DIFFUSED POWER TRANSISTORS

# 2N3442 2N4347


ELECTRICA	L CHARACTERISTICS (contd.)		Min.	Т	May	
V <sub>(BR)CER</sub>	Collector-emitter breakdown vol $I_C = 0.1A, R_{BE} = 100\Omega$	tage 2N3442 2N4347	150 130	Тур. - -	Max. - -	v v
V <sub>CEO(sust)</sub>	Collector-emitter sustaining volume $I_B = 0$ , $I_C = 0.2$ to 3.0A	tage 2N3442 2N4347	140 120	- -	- -	v v
V <sub>CEX(sust)</sub>	$-V_{BE} = 1.5V$ , $I_{C} = 0.1$ to 1.5A	2N3442 2N4347	160 140	-	-	v v
	+30V0-25mH	———⊙ v				·
	1.5v	777. 0 h	or.			
$v_{_{\mathbf{BE}}}$	Base-emitter voltage (tp = 10ms)			0.95	2.0	17
	$I_{C} = 2.0A, \ V_{CE} = 4.0\hat{V}$ $I_{C} = 3.0A, \ V_{CE} = 4.0V$	2N4347 2N3442	_	1.15	1.7	v v
	$I_{C} = 5.0A, V_{CE} = 4.0V$	2N4347	-	1.55	4.0	v
	$I_C = 10A$ , $V_{CE} = 4.0V$	2N3442	-	2.8	5.7	v
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage $(t_p=10 ms)$					
	$I_C = 2.0A, I_B = 0.2A$	2N4347	-	-	1.0	v
	$I_C = 3.0A, I_B = 0.3A$	2N3442	-	-	1.0	v
	$I_C = 5.0A, I_B = 1.0A$	2N4347	-	-	5.0	v
	$I_C = 10A, I_B = 2.0A$	2N3442	-	-	5.0	V
h <sub>FE</sub>	Static forward current transfer ratio (t <sub>p</sub> =10ms)					
	$I_{C} = 2.0A, V_{CE} = 4.0V$	2N4347	20	35	70	
	$I_{C} = 3.0A, V_{CE} = 4.0V$	2N3442	20	25	70	
	$I_{C} = 5.0A, V_{CE} = 4.0V$	2N4347	7.5	15	-	
	$I_C = 10A, V_{CE} = 4.0V$	2N3442	7.5	10	-	
h <sub>fe</sub>	Small signal current gain $I_{C} = 2.0A, \ V_{CE} = 4.0V$					
	f = 40 kHz	2N3442	2.0	9.5	- 70	
	f = 1.0kHz	2N3442	12	18	72	








# N-P-N SILICON DIFFUSED POWER TRANSISTORS


# 2N3442 2N4347



























- I Region of permissible operation under all base-emitter conditions and at all frequencies, including d.c.
- II Permissible extension for repetitive pulsed operation and non-repetitive pulsed operation. For sinusoidal operation care must be taken to reduce the d.c. adjustment to region I before removing the a.c. signal. This may be achieved by an appropriate bias in class A, B or C.
- III Operation during switching off in this region is allowed, provided the transistor is cut-off with -VBE < 1.5; ICM < 1.5A.</p>
- IV Operation during switching off is allowed provided the transistor is cut-off with  $-V_{\rm BE} \leq 1.5 V$  and the transient energy does not exceed 30mWs.



- I Region of permissible operation under all base-emitter conditions and at all frequencies, including d.c.
- II Permissible extension for repetitive pulsed operation and non-repetitive pulsed operation. For sinusoidal operation care must be taken to reduce the d.c. adjustment to region I before removing the a.c. signal. This may be achieved by an appropriate bias in class A, B or C.
- III Operation during switching off in this region is allowed, provided the transistor is cut-off with -VBE  $\leq$  1.5V;  $I_{CM} \leq$  1.5A.
- IV Operation during switching off is allowed provided the transistor is cut-off with  $-V_{\rm RE} \leq 1.5 V$  and the transient energy does not exceed 30mWs.

# N-P-N SILICON V.H.F. POWER TRANSISTORS

2N3553 2N3632

For details see data sheet for type 2N3375

N-channel, depletion-type, silicon planar epitaxial field-effect transistor intended for v.h.f. amplifier and mixer applications in industrial service.

QUICK REFERENCE DAT	'A	
V <sub>DS</sub> max.	30	v
-V max.	30	v
$I_{DSS} (V_{DS} = 15V, V_{GS} = 0)$	4.0 - 20	mA
$P_{tot}$ max. $(T_{amb} \le 25^{\circ}C)$	300	mW
$C_{rss}^{c} max. (V_{DS} = 15V, V_{GS} = 0, f = 1.0 MHz)$	2.0	pF
$ y_{fs}  = 15V, V_{GS} = 0, f = 200 MHz$	3.2	mmho
N max. $(V_{DS} = 15V, V_{GS} = 0,$		
$f = 100 \mathrm{MHz}$ , $R_G = 1.0 \mathrm{k}\Omega$	2.5	dB

# OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-12A/SB4-3 J.E.D.E.C. TO-72

# 

	Min.	Nom.	Max.
Α	4.53	-	4.8
В	4.66	-	5.33
C1	-	-	0.51
C2	12.7	-	-
C3	12.7	-	15
D1	-	_	1.01
D2	0.41	-	0.48
D3	-	-	0.53
E	0.84	-	1.17
F	0.92	-	1.16
G	-	2.54	-
H	5.31	-	5.84

Millimetres

# Viewed from underside

All electrodes are electrically insulated from the case

### Connections

- 1. Source
- 2. Drain
- 3. Gate
- 4. Case

# RATINGS

Limiting values of operation according to the absolute maximum system.

# Electrical

V <sub>DS</sub> max.	30	v
V <sub>DG</sub> max.	30	v
$-V_{GSS}$ max. $(-I_{G} = 1.0 \mu A, V_{DS} = 0)$	30	v
I <sub>G</sub> max.	10	mA
P max. (T <sub>amb</sub> ≤25°C)	300	mW

# Temperature

T range	-65 to +200	°C
T <sub>i</sub> max.	200	°c

# THERMAL CHARACTERISTICS

$$R_{{
m th(j-amb)}}$$
 0.59 degC/mW

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}C$  unless otherwise stated) The fourth lead (case) is connected to the source for all measurements.

		Min.	Max.	
Static				
-I <sub>GSS</sub>	Gate cut-off current $-V_{GS} = 20V$ , $V_{DS} = 0$ $-V_{GS} = 20V$ , $V_{DS} = 0$ , $T_{amb} = 150$ °C	-	0.5 0.5	nΑ μΑ
I <sub>DSS</sub>	Zero-gate-voltage drain current ${}^*V_{DS}^{=15V}$ , ${}^V_{GS}^{=0}$	4.0	20	mA
-V <sub>(BR)GSS</sub>	Gate-source breakdown voltage $^{-1}G^{=1.0\mu A}$ , $^{V}DS^{=0}$	30	-	v
-V <sub>GS</sub>	Gate-source voltage $V_{DS}^{=15V, I_D^{=400\mu A}}$	1.0	7.5	v
-V <sub>GS(off)</sub>	Gate-source cut-off voltage $V_{DS} = 15V$ , $I_{D} = 0.5 \text{nA}$	-	8.0	v

<sup>\*</sup>Pulse measurements, pulse width=100ms, duty cycle≤10%.

# ELECTRICAL CHARACTERISTICS (cont'd)

Small signal y-parameters

Common source,  $V_{DS} = 15V$ ,  $V_{GS} = 0$ 

*f=1.0kHz		Min.	Max.
$ \mathbf{y}_{\mathbf{fs}} $	Transfer admittance	3.5	6.5 mmho
y <sub>os</sub>	Output admittance	-	35 μmho
f=1.0MHz			
C <sub>rss</sub>	Feedback capacitance	, <b>-</b>	2.0 pF
C <sub>iss</sub>	Input capacitance	-	6.0 pF
f = 200  MHz			
y <sub>fs</sub>	Transfer admittance	3.2	- mmho
g <sub>is</sub>	Input conductance	-	800 μmho
g <sub>os</sub>	Output conductance	-	200 μmho
Noise			
N	Spot noise figure $f=100 MHz$ , $R_G=1.0k\Omega$ ,		
	$V_{DS}^{=15V}, V_{GS}^{G} = 0$	-	2.5 dB

<sup>\*</sup>Pulse measurements, pulse width = 100ms, duty cycle≤10%.

N-P-N silicon planar epitaxial transistor primarily intended for use in the output, driver and pre-driver stages of class A, B or C amplifiers, frequency multipliers and oscillators of v.h.f. and u.h.f. equipment.

Encapsulated in a metal TO-39 envelope with the collector connected to the case.

QUICK REFERENCE DATA		
V <sub>CER</sub> max.	55	v
V <sub>CEO</sub> max.	30	v
I <sub>C</sub> max.	400	mA
P <sub>tot</sub> max. (T <sub>case</sub> ≤25°C)	5.0	w
T <sub>i</sub> max.	200	°C
$f_{T}^{T}$ typ. $(I_{C}^{=25 \text{mA}}, V_{CE}^{=15 \text{V}}, f^{=100 \text{MHz}})$	700	MHz
$P_{O} \text{ typ. } (P_{i} < 100 \text{mW}, V_{CE} = 28 \text{V}, f = 400 \text{MHz})$	1.0	w
$\eta \text{ min. } (P_0 = 1.0 \text{W}, \text{ V}_{CE} = 28 \text{V}, \text{ f} = 400 \text{MHz})$	45	%

# OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3B J.E.D.E.C. TO-39

	Millimetres			
		Min.	Typ.	Max.
A	Α	9.10	-	9.40
	В	8.2	_	8.5
н	С	6.15	-	6.60
	D	-	5.08	-
F2 G2- F3	E	0.71	-	0.86
	F1	-	-	0.51
G3-	F2	12.7	-	-
45°±3° a b	F3	12.7	-	15
E	G1	~	-	1.01
	G2	0.41	-	0.48
	G3	~	-	0.53
	Н	~	0.4	-
	J	0.74	-	1.01

Collector connected to case

### RATINGS

Limiting values of operation according to the absolute maximum system.

Electrical
------------

V <sub>CBO</sub> max.	55	v
$V_{CER}^{}$ max. $(R_{BE}^{}=10\Omega)$	55	v
V <sub>CEO</sub> max.	30	v
V <sub>EBO</sub> max.	3.5	v
I max.	400	mA
I <sub>CM</sub> max.	400	mA
P <sub>tot</sub> max. (T <sub>case</sub> ≤25°C)	5.0	w

# Temperature

T min.	•	-65	°c
T max.		200	°C
T <sub>i</sub> max.		200	°c

# THERMAL CHARACTERISTICS

$R_{th(j-amb)}$	In free air	200	degC/W
R th(j-case)		35	degC/W
R <sub>th(case-h)</sub>	Mounted with a top clamping washer of accessory 56218	1.0	degC/W
R <sub>th(case-h)</sub>	Mounted with a top clampling washer of accessory 56218 and a boron nitride washer for		
	electrical inculation	1 9	W\ Deab


# ELECTRICAL CHARACTERISTICS (T $_{i} = 25^{\circ}$ C unless otherwise stated)

	J						
	•	Min.	Typ.	Max.			
ICEO	Collector cut-off current $V_{CE}^{=28V, I_{B}^{=0}}$	~	-	20	μΑ		
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage $I_C = 100\mu A$ , $I_E = 0$	55	-	-	v		
V <sub>(BR)CER</sub> V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltages $I_C = 5.0 \text{mA}, R_{BE} = 10\Omega$ $I_C = 5.0 \text{mA}, I_B = 0$	55 30	-	-	v v		
V <sub>(BR)EBO</sub>	Collector-base breakdown voltage $I_E = 100\mu A$ , $I_C = 0$	3.5	-	-	v		

# ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max,				
voltage		-	-	1.0	v			
transfer ratio		10		000				
		10	-	200				
$I_C = 360 \text{mA}, V_{CE} = 5.$	0V	5	-	-				
	,							
f = 100 MHz		-	700	-	MHz			
-		-	-	3.0	pF			
Typical r.f. performance								
28V, T <sub>case</sub> =25 <sup>o</sup> C								
ency	100	250	400*		MHz			
ower	50	100	< 100		mW			
tor current	< 107	< 107	< 79		mA			
power	1.8	1.	5 1.0		w			
ncy	>60	> 50	>45		%			
	voltage $I_C = 100 \mathrm{mA}, \ I_B = 20 \mathrm{mA}$ Static forward current transfer ratio $I_C = 50 \mathrm{mA}, \ V_{CE} = 5.0 \mathrm{mA}, \ V_{CE} = 360 \mathrm{mA}, \ V_{CE} = 5.0 \mathrm{mA}, \ V_{CE} = 5.0 \mathrm{mA}, \ V_{CE} = 5.0 \mathrm{mA}, \ V_{CE} = 5.0 \mathrm{mA}, \ V_{CE} = 15 \mathrm{mA}, \$	$I_{C}=100\text{mA},\ I_{B}=20\text{mA}$ Static forward current transfer ratio $I_{C}=50\text{mA},\ V_{CE}=5.0\text{V}$ $I_{C}=360\text{mA},\ V_{CE}=5.0\text{V}$ Transition frequency $I_{C}=25\text{mA},\ V_{CE}=15\text{V},$ f=100 MHz $Collector\ capacitance$ $V_{CB}=28\text{V},\ I_{E}=I_{e}=0,$ f=1.0 MHz $performance$ $28\text{V},\ T_{case}=25^{\circ}\text{C}$ ency $100$ ower $50$ tor current $<107$	Collector-emitter saturation voltage $I_C = 100  \mathrm{mA}$ , $I_B = 20  \mathrm{mA}$ - Static forward current transfer ratio $I_C = 50  \mathrm{mA}$ , $V_{CE} = 5.0  \mathrm{V}$ 10 $I_C = 360  \mathrm{mA}$ , $V_{CE} = 5.0  \mathrm{V}$ 5 Transition frequency $I_C = 25  \mathrm{mA}$ , $V_{CE} = 15  \mathrm{V}$ , $I_C = 100  \mathrm{mHz}$ - Collector capacitance $I_C = 28  \mathrm{V}$ , $I_C = 128	Collector-emitter saturation voltage $I_{C} = 100  \text{mA}, \ I_{B} = 20  \text{mA}$ Static forward current transfer ratio $I_{C} = 50  \text{mA}, \ V_{CE} = 5.0  \text{V}$ 10 - $I_{C} = 360  \text{mA}, \ V_{CE} = 5.0  \text{V}$ 5 - CTransition frequency $I_{C} = 25  \text{mA}, \ V_{CE} = 15  \text{V}, \ f = 100  \text{MHz}$ - 700 Collector capacitance $V_{CB} = 28  \text{V}, \ I_{E} = I_{e} = 0, \ f = 1.0  \text{MHz}$ performance $28  \text{V}, \ T_{Case} = 25  ^{\circ} \text{C}$ ency 100 250 400* ower 50 100 <100 tor current <107 <107 <79 power 1.8 1.5 1.0	Collector-emitter saturation voltage $I_{C} = 100  \text{mA}, \ I_{B} = 20  \text{mA}$ 1.0 Static forward current transfer ratio $I_{C} = 50  \text{mA}, \ V_{CE} = 5.0  \text{V}$ 10 - 200 $I_{C} = 360  \text{mA}, \ V_{CE} = 5.0  \text{V}$ 5 Transition frequency $I_{C} = 25  \text{mA}, \ V_{CE} = 15  \text{V}, \ f = 100  \text{MHz}$ - 700 - Collector capacitance $V_{CB} = 28  \text{V}, \ I_{E} = I_{e} = 0, \ f = 1.0  \text{MHz}$ 3.0 performance 28V, $T_{Case} = 25  ^{\circ} \text{C}$ ency 100 250 400* ower 50 100 <100 tor current <107 <107 <79 power 1.8 1.5 1.0			

<sup>\*</sup>The transistor can withstand a load mismatch having a v.s.w.r. of 3, varied through all phases for conditions as given above (see also test circuit)



# Components

$$C_1$$
,  $C_2$ ,  $C_5 = 4$  to 29pF air trimmers

$$C_2 = 12pF$$

$$C_{\pi} = 12nF$$

$$R_1 = 5.6\Omega$$


$$R_2 = 10\Omega$$

L<sub>1</sub> = 2 turns of 1mm Cu wire, int. dia. 6mm, winding pitch 3mm


 $L_0 = \text{ferroxcube choke coil } (Z = 450\Omega \text{ at } 250 \text{ MHz})$ 

 $L_3$ ,  $L_4 = 6$  turns of 0.5mm en. Cu wire, int. dia. 3.5mm (100nH)

 $\rm L_{\rm 5}$  = 2 turns of 1mm Cu wire, int.dia.7mm, winding pitch 2.5mm, leads  $_{\rm 2}\times \rm 15mm$ 




# MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE




AREAS OF SAFE OPERATION

\*II Care must be taken to reduce the steady state current to region I before removing the a.c. signal. This may be achieved by appropriate bias in class A, B or C.



TYPICAL VARIATION OF OUTPUT POWER WITH FREQUENCY AND INPUT POWER



Collector capacitance versus collector-base voltage

Transition frequency versus collector current



Silicon n-channel planar epitaxial junction field-effect transistor intended for low power switching applications, e.g., in multiplexing systems.


	QUICK REFERENCE DATA		
<sup>±V</sup> DS max.	Drain-source voltage	30	v
-V <sub>GSO</sub> max.	Gate-source voltage	30	v
P max.	Total power dissipation ( $T_{amb} \le 25^{\circ}C$ )	300	mW
IDSS min.	Drain current $(V_{DS} = 20V, V_{GS} = 0)$	2.0	mA
<sup>-V</sup> (P)GS	Gate-source cut-off voltage $(I_D = 10 \text{nA}, V_{DS} = 10 \text{V})$	4 to 6	v
-C <sub>rs</sub> max.	Feedback capacitance $(V_{DS} = 0, V_{GS} = 7V, f = 1MHz)$	1.5	pF
DS(on) max.	Drain-source 'on' resistance (V <sub>GS</sub> =0, I <sub>D</sub> =0, f=1kHz)	220	Ω


## OUTLINE AND DIMENSIONS

Conforms to B.S.3934 SO-12A/SB4-3 J.E.D.E.C. TO-72

Insulated electrodes







All dimensions in mm

D 2 9 6 7

\*shield lead (connected to case)

Accessories available: 56246, 56263

## RATINGS

Limiting voluce	of aparation	anaanding to the	habaaluta	maximum system.
Limiting values	of obergrion	i according to the	absolute	maximum system.

771			:		1
HO I	0	et.	rı	Ca	-

<sup>±V</sup> DS max.	Drain-source voltage	30	v
V <sub>DGO</sub> max.	Drain-gate voltage (open source)	30	v
-V <sub>GSO</sub> max.	Gate-source voltage (open drain)	30	v
I <sub>G</sub> max.	Gate current	10	mA
P <sub>tot</sub> max.	Total power dissipation ( $T_{amb} \le 25^{\circ}C$ )	300	mW
Temperature			

## Т

emperature			
$T_{stg}$	Storage temperature	-55 to +200	°C
T max.	Junction temperature	200	°C

## THERMAL CHARACTERISTIC

$R_{th(j-amb)}$	Thermal resistance from junction		_
tn(j-amb)	to ambient	0.59	OC/mW

# ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}$ C unless otherwise stated)

		Min.	Max.	
-I <sub>GSS</sub>	Gate cut-off current $-V_{GS} = 20V$ , $V_{DS} = 0$	-	0.1	nA
I <sub>DGO</sub>	Drain current $V_{DG} = 20V, I_{S} = 0$ $V_{DG} = 20V, I_{S} = 0, T_{amb} = 150^{\circ}C$	-	0.1 0.2	nA μA
IDSS	Drain current $V_{DS} = 20V, V_{GS} = 0$	2.0	-	mA
-V <sub>(BR)GS</sub>	Gate-source breakdown voltage $^{-1}G^{=1.0\mu A},\ V_{DS}^{=0}$	30	-	v
-V <sub>(P)GS</sub>	Gate-source voltage $I_D = 10 \text{nA}, \ V_{DS} = 10 \text{V}$	4.0	6.0	v
$v_{DS}$	Drain-source voltage $I_D = 1.0 \text{mA}, V_{GS} = 0$	-	0.25	v


#### ELECTRICAL CHARACTERISTICS (contd.)

		Min.	Max.	
D	Drain cut-off current $V_{DS} = 10V$ , $-V_{GS} = 7V$ $V_{DS} = 10V$ , $-V_{GS} = 7V$ , $T_{amb} = 150^{\circ}C$	-	1.0	nΑ μΑ
r <sub>DS(on)</sub>	Drain-source 'on' resistance $V_{GS}^{=0}$ , $I_{D}^{=0}$ , $f = 1kHz$	-	220	Ω
C <sub>is</sub>	Input capacitance $V_{DS} = 20V$ , $V_{GS} = 0$ , $f = 1MHz$	-	6.0	pF
-C <sub>rs</sub>	Feedback capacitance $V_{DS} = 0$ , $V_{GS} = 7V$ , $f = 1 MHz$	-	1.5	pF
Switching tir	nes			

Switching times

$$V_{DD}^{=1.5V,\ I}_{D(on)}^{=1.0mA} \\ V_{GS(on)}^{=0,\ -V}_{GS(off)}^{=6.0V} \\ \\ t_{d} \qquad \text{Delay time} \qquad - 20 \qquad \text{ns} \\ \\ t_{r} \qquad \text{Rise time} \qquad - 100 \qquad \text{ns} \\ \\ t_{off} \qquad \text{Turn-off time} \qquad - 100 \qquad \text{ns} \\ \\ \end{array}$$


Test circuit



Pulse generator:

$$\begin{array}{lll} t_{r} & < 1.0 \text{ ns} \\ t_{f} & < 1.0 \text{ ns} \\ t_{p} & = 1.0 \text{ } us \\ d & < 0.5 \\ R_{S} & = & 50 \text{ } \Omega \end{array}$$

Input and output waveforms



Oscilloscope:

$$t_r < 10 \text{ ns} R_i > 5 \text{ M}\Omega C_i < 10 \text{ pF}$$

## **N-CHANNEL SILICON** FIELD-EFFECT TRANSISTORS

Silicon n-channel, depletion type, junction field-effect transistors intended for low power switching applications.

	QUICK REFERENCE DATA					
		2N4091	2N4092	2N4093		
+V <sub>DS</sub> max.	Drain-source voltage	40	40	40	v	
P <sub>tot</sub> max.	Total power dissipation (T <sub>case</sub> < 25°C)	1.8	1.8	1.8	w	
L <sub>DSS</sub> min.	Drain current $(V_{DS} = 20V, V_{GS} = 0)$	30	15	8.0	mA	
<sup>-V</sup> (P)GS	Gate-source cut-off voltage (ID=1nA, VDS=20V)	5 to 10	2 to 7	1 to 5	v	
rDS(on) max.	Drain-source 'on' resistance $(I_D = 0, V_{GS} = 0, f = 1 \text{kHz})$	30	50	80	Ω	
-C max.	Feedback capacitance $(V_{DS}^{=0}, -V_{GS}^{=20V}, f=1MHz)$	5.0	5.0	5.0	pF	
t off max.	Turn-off time $(V_{GS} = 0, V_{DD} = 3V)$ $(I_D = 6.6 \text{mA}, -V_{GSM} = 12V)$	40	-	-	ns	
	$(I_D = 4.0 \text{ mA}, -V_{GSM} = 8V)$	-	60	-	ns	
	$(I_D = 2.5 \text{mA}, -V_{GSM} = 6V)$	-	-	80	ns	


Unless otherwise stated data are applicable to all types


#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO-12A/SB3-6A J. E.D. E. C. TO-18

Gate connected to case







All dimensions in mm

D2872

Accessories supplied on request: 56246, 56263

## RATINGS

-		
H:1	lectrical	

$\frac{+V}{DS}$ max.	Drain-source voltage	40	V
V <sub>DGO</sub> max.	Drain-gate voltage (open source)	40	v
-V <sub>GSO</sub> max.	Gate-source voltage (open drain)	40	v
I <sub>G</sub> max.	Forward gate current (d.c.)	10	mA
P max.	Total power dissipation $({ m T}_{ m case}^{<\ 25{ m °C}})$	1.8	w
Temperature			
${ m T}_{ m stg}$	Storage temperature	-65 to +200	°c
T max	Junction temperature	200	°C

## THERMAL CHARACTERISTIC

R <sub>th(j-c)</sub>	Thermal resistance from junction		
tn(3-c)	to case in free air	0.1	OC/mW

## ELECTRICAL CHARACTERISTICS (T $_{amb} = 25^{\circ}$ C unless otherwise stated)

			Min.	Typ.	Max.
I <sub>DGO</sub>	Drain current $V_{DG} = 20V$ , $I_S = 0$ $V_{DG} = 20V$ , $I_S = 0$ , $T_{amb} = 150^{\circ}C$		~	-	0.2 nA 0.4 μA
$I_{SGO}$	Source current $V_{SG} = 20V, I_D = 0$		~	-	0.2 nA
$I_D$	Drain cut-off current VDS = 20V, -VGS = 12V	2 <b>N4</b> 091	~	-	0.2 nA
	$V_{DS} = 20V, -V_{GS} = 8V$	2N4092	~	-	0.2 nA
	$V_{DS} = 20V$ , $-V_{GS} = 6V$	2 <b>N</b> 4093	-	-	0.2 nA
	$V_{DS} = 20V, -V_{GS} = 12V,$				
	$T_{amb} = 150^{\circ}C$	2N4091	-	-	$0.4~\mu A$
	$V_{DS} = 20V, -V_{GS} = 8V,$				
	$T_{amb} = 150^{\circ}C$	2N4092	-	-	0.4 μΑ
	$V_{DS} = 20V, -V_{GS} = 6V,$ $T_{amb} = 150^{\circ}C$	2 <b>N4</b> 093	-	-	0.4 μΑ

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

## 2N4091 2N4092 2N4093

## ELECTRICAL CHARACTERISTICS (contd.)

			Min.	Тур.	Max.
-V <sub>(BR)GSS</sub>	Gate-source breakdown voltage $^{-1}G^{=1.0\mu A}, \ ^{V}DS^{=0}$		40	-	- V
I <sub>DSS</sub>	Drain current (measured under pulsed conditions, $t_p < 300 \mu s$ , $d < 0.03$ )				
	$V_{DS} = 20V, V_{GS} = 0$	2N4091	30	-	- mA
	DS GS	2N4092	15	-	- mA
		2N4093	8.0	-	- mA
**	Get a line				
$^{-V}_{ m GS}$	Gate-source voltage	2N4091	5.0	_	10 V
	$I_D = 1 \text{mA}, V_{DS} = 20 \text{V}$	2N4092	2.0	_	7.0 V
		2N4093	1.0	_	5.0 V
V <sub>DS(on)</sub>	Drain-source 'on' voltage				
BB(OII)	$I_{D} = 6.6 \text{mA}, V_{GS} = 0$	2N4091	-	-	0.2 V
	$I_D = 4.0 \text{ mA}, V_{GS} = 0$	2N4092	-	-	0.2 V
	$I_D = 2.5 \text{mA}, V_{GS} = 0$	2N4093	-	-	0.2 V
r	Drain-source 'on' resistance				
r <sub>DS(on)</sub>	$I_D = 1 \text{mA}, V_{GS} = 0$	2N4091	-	-	30 Ω
	D GS	2 <b>N409</b> 2	-	-	50 Ω
		2N4093	-	-	80 Ω
	$L_{D} = 0$ , $V_{GS} = 0$ , $f = 1kHz$	2N4091	_	_	30 Ω
	D GS	2N4092	-	-	$50$ $\Omega$
		2N4093	-	-	$\Omega$ 08
y-parameters	(common source)				
$V_{DS} = 20V$	$V_{GS} = 0$ , $f = 1MHz$				
$c_{\mathbf{is}}$	Input capacitance		-	-	16 pF
-C <sub>rs</sub>	Feedback capacitance		-	-	5.0 pF

## ELECTRICAL CHARACTERISTICS (contd.)

#### Switching times


$$v_{DD} = 3.0V, V_{GS} = 0$$


		$I_{\mathbf{D}} =$	6.6	4.0	2.5	mA
		$-V_{GSM} =$	12	8.0	6.0	V
	Delay time	max.	15	15	20	ns
	Rise time	max.	10	20	40	ns
££	Turn-off time	max.	40	60	80	ns

Test circuit

Input and output waveforms

2N4091 2N4092 2N4093





$$\mathbf{R} = \frac{2.8}{I_{\mathbf{D}}} \Omega$$

Pulse generator:

t <sub>r</sub>	<	1ns	
t <sub>f</sub>	<	1ns	
t <sub>p</sub>	=	$1 \mu s$	
d	=	0.1	
$R_{\mathbf{S}}$	=	50Ω	

Oscilloscope:

$$t_{r} < 0.4 \text{ns}$$
 $R_{i} > 9.8 \text{M}\Omega$ 
 $Z_{i} < 1.7 \text{pF}$ 

# N-P-N SILICON DIFFUSED POWER TRANSISTOR

2N4347

For details see data sheet for type 2N3442

Silicon n-channel, depletion type, junction field-effect transistors intended for low power chopper or switching applications.


	QUICK REFERENCE DATA						
		2N4391	2 <b>N439</b> 2	2 <b>N4393</b>			
±V <sub>DS</sub> max.	Drain-source voltage	40	40	40	v		
P <sub>tot</sub> max.	Total power dissipation (T <sub>case-</sub> < 25°C)	1.8	1.8	1.8	w		
DSS min.	Drain current $(V_{DS} = 20V, V_{GS} = 0)$	50	25	5.0	m <b>A</b>		
-V <sub>(P)GS</sub>	Gate-source cut-off voltage $(I_D = 1 \text{ nA}, V_{DS} = 20 \text{ V})$	4 to 10	2 to 5	0.5 to 3	v		
rDS(on) max.	Drain-source 'on' resistance $(I_D = 0, V_{GS} = 0, f = 1 \text{kHz})$	30	60	100	Ω		
-C max.	Feedback capacitance $(V_{DS} = 0, -V_{GS} = 12V, f = 1MHz)$	3.5	-	-	р <b>F</b>		
1	$(V_{DS} = 0, -V_{GS} = 7V, f = 1MHz)$	~	3.5	-	$p\mathbf{F}$		
1	$(V_{DS} = 0, -V_{GS} = 5V, f = 1MHz)$	-	-	3.5	pF		
off max.	Turn-off time ( $V_{GS} = 0$ , $V_{DD} = 10V$ )						
	$(I_D = 12mA, -V_{GSM} = 12V)$	20	-	-	ns		
	$(I_D = 6mA, -V_{GSM} = 7V)$	~	35	-	ns		
	$(I_D = 3mA, -V_{GSM} = 5V)$	~	<u>-</u>	50	ns		


Unless otherwise stated data are applicable to all types

#### OUTLINE AND DIMENSIONS

Conforms to BS 3934 SO-12A/SB3-6A Gate connected to case







All dimensions in mm

D2872

Accessories supplied on request: 56246, 56263

## RATINGS

Limiting values of operation according to the absolute maximum system.

Electrical	es of operation according to the asi	Jointe III	AAIIII	by been	•	
+V <sub>DS</sub> max.	Drain-source voltage		40			v
VDGO max.	_	urce)	40		v	
-V <sub>GSO</sub> max.			40			v
GSO max.	Gate current	,	50			mA
P max.	Total power dissipation					
tot	(T <sub>case</sub> < 25°C)		1.	8		W
Temperature						
$^{ m T}_{ m stg}$	Storage temperature		-65 to	+200		°c
T max.	Junction temperature		200			°C
THERMAL CHARAC	CTERISTIC					
R <sub>th(j-c)</sub>	Thermal resistance from juto case in free air	inction	0.	1	°C/	'mW
ELECTRICAL CHAI	RACTERISTICS (T <sub>amb</sub> = 25 °C unles	s otherw	ise stat	ed)		
	` amb		Min.	Typ.	Max.	
<sup>-I</sup> GSS	Gate cut-off current					
GSS	$-V_{GS} = 20V, V_{DS} = 0$		-	-	0.1	nA
	$-V_{GS} = 20V, V_{DS} = 0, T_{amb} = 150^{\circ}$	C	-	-	0.2	μΑ
$I_{DSX}$	Drain cut-off current					
2011	DS GS	2N4391	-	-		nA
	DS GS	2N4392	-	-		nA
	DS ' GS	2N4393	-	-	0.1	nA
	$V_{DS} = 20V, -V_{GS} = 12V,$					
	amb	2N4391	-	-	0.2	$\mu$ A
	$v_{DS} = 20V, -v_{GS} = 7V,$					
	$T_{amb} = 150^{\circ}C$	2N4392	-	-	0.2	$\mu A$
	$V_{DS} = 20V, -V_{GS} = 5V,$					
	$T_{amb} = 150^{\circ}C$	2N4393	-	-	0.2	μΑ
I <sub>DSS</sub>	Drain current (pulse measurement $t_D = 100\mu s$ , $d = 0.01$ )	nt,				
	F	2N4391	50	-	150	mA
		2N4392	25	-	75	mA
	20 00	2N4393	5.0	-	30	mA
	Do Go					

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

2N4391 2N4392 2N4393

## ELECTRICAL CHARACTERISTICS (contd.)

			Min.	Тур.	Max.	
<sup>-V</sup> (BR)GSS	Gate-source breakdown voltage $^{-1}G^{=1\mu A},~V_{DS}^{=0}$		40	· -	-	v
V <sub>GS(on)</sub>	Gate-source 'on' voltage $I_G = 1 \text{mA}, V_{DS} = 0$		-	~	1.0	v
<sup>-V</sup> (P)GS	Gate-source cut-off voltage $I_D = 1 \text{nA}, V_{DS} = 0$	2N4391 2N4392 2N4393	4.0 2.0 0.5	~ ~ ~	10 5.0 3.0	v v v
V DS(on)	Drain-source 'on' voltage $I_D=12\text{mA},\ V_{GS}=0$ $I_D=6\text{mA},\ V_{GS}=0$ $I_D=3\text{mA},\ V_{GS}=0$	2N4391 2N4392 2N4393	- - -	-	0.4 0.4 0.4	v v v
<sup>r</sup> DS(on)	Drain-source 'on' resistance $I_D = 1 \text{mA}, V_{GS} = 0$	2N4391 2N4392 2N4393	- - -	- - -	30 60 100	$\Omega$ $\Omega$
	$I_D = 0$ , $V_{GS} = 0$ , $f = 1kHz$	2N4391 2N4392 2N4393	- - -	- - -	30 60 100	$\Omega$
y-parameters (common source)						
C <sub>is</sub>	Input capacitance $V_{DS} = 20V$ , $V_{GS} = 0$ , $f = 1MHz$		-	-	14	рF
-C <sub>rs</sub>	Feedback capacitance $-V_{GS} = 12V$ , $V_{DS} = 0$ , $f = 1MHz$ $-V_{GS} = 7V$ , $V_{DS} = 0$ , $f = 1MHz$	2N4391 2N4392	-	-	3.5 3.5	_
	$-V_{GS} = 5V, V_{DS} = 0, f = 1MHz$	2N4393	-	-	3.5	_

## ELECTRICAL CHARACTERISTICS (contd.)


## Switching times


$$V_{DD} = 10V, V_{GS} = 0$$

			2N4391	2N4392	2N4393	
		I <sub>D</sub> =	12	6.0	3.0	mA
		-V <sub>GSM</sub> ≈	12	7.0	5.0	V
t r	Rise time	max.	5.0	5.0	5.0	ns
t on	Turn-on time	max.	15	15	15	ns
t <sub>f</sub>	Fall time	max.	15	20	30	ns
t	Turn-off time	max.	20	35	50	ns

Test circuit

Input and output waveforms





$$R = \frac{9.6}{I_D} - 51\Omega$$

Pulse generator:

$$t_r < 0.5 ns$$

$$t_f < 0.5 ns$$

$$t_p = 100\mu s$$

$$d = 0.01$$

Oscilloscope:

$$R_i = 50\Omega$$

N-P-N silicon planar epitaxial transistor primarily intended for use in the output, driver and pre-driver stages of class A, B or C amplifiers, frequency multipliers and oscillators of v.h.f. and u.h.f. equipment.

Encapsulated in a metal TO-39 envelope with the collector connected to the case.

QUICK REFERENCE DATA			
V <sub>CER</sub> max.	40	v	
V <sub>CEO</sub> max.	20	v	
I <sub>C</sub> max.	400	m A	
P <sub>tot</sub> max. (T <sub>case</sub> ≤25°C)	3.5	w	
T max.	200	°C	
$f_{T}^{T}$ typ. $(I_{C} = 25 \text{mA}, V_{CE} = 10 \text{V}, f = 100 \text{MHz})$	700	MHz	
$P_0 \text{ typ.} (P_i < 100 \text{mW}, V_{CE} = 12 \text{V}, f = 175 \text{MHz})$	1.0	w	}
$\eta \text{ min. } (P_0 = 1.0 \text{W}, V_{CE} = 12 \text{V}, f = 175 \text{MHz})$	50	%	

## OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-3/SB3-3B J.E.D.E.C. TO-39

F2 G2 F3
45°23°

Millimetres					
	Min.	Typ.	Max.		
Α	9.10	-	9.40		
В	8.2	-	8.5		
С	6.15	-	6.60		
D	-	5.08	~		
E	0.71	-	0.86		
F1	-	-	0.51		
<b>F</b> 2	12.7	-	-		
F3	12.7	-	15		
G1	-	-	1.01		
G2	0.41	-	0.48		
G3	-	-	0.53		
H	-	0.4	-		
J	0.74	-	1.01		

Collector connected to case

## RATINGS

Limiting values	of operation	according to	a the shealu	ite maximum system.

171	lectrics	7
P.1	POTTICA	

R<sub>th(case-h)</sub>

V <sub>CBO</sub> max	•	40	v
V <sub>CER</sub> max	$. (R_{BE} = 10\Omega)$	40	v
V <sub>CEO</sub> max		20	v
V <sub>EBO</sub> max	•	2.0	v
I <sub>C</sub> max.		400	mA
I <sub>CM</sub> max.		400	m A
P <sub>tot</sub> max.	(T <sub>case</sub> ≤25°C)	3.5	w
Temperature			
T min.		-65	°c
T max.		200	°c
T max.		200	°c
THERMAL CHARAC	CTERISTICS		
$R_{th(j-amb)}$	In free air	200	degC/W
R th(j-case)		35	degC/W
R th(case-h)	Mounted with a top clamping washer of accessory 56218	1.0	degC/W

## ELECTRICAL CHARACTERISTICS ( $T_j = 25^{\circ}C$ unless otherwise stated)

Mounted with a top clamping washer of accessory 56218 and a boron nitride washer for electrical insulation

	J	Min.	Typ.	Max.	
I <sub>CEO</sub>	Collector cut-off current $V_{CE}^{=12V}$ , $I_{B}^{=0}$	-	-	20	μΑ
V(BR)CBO	Collector-base breakdown voltage $I_C^{=100\mu A}, I_E^{=0}$	40	-	-	v
	Collector-emitter breakdown voltages				
V (BR)CER	$I_C = 5.0 \text{mA}, R_{BE} = 10\Omega$	40	-	-	v
V <sub>(BR)CEO</sub>	$I_{C} = 5.0 \text{mA}, I_{B} = 0$	20	-	~	v
V <sub>(BR)EBO</sub>	Collector-base breakdown voltage				
	$I_{E} = 100 \mu A, I_{C} = 0$	2.0	-	-	V

1.2


degC/W

## ELECTRICAL CHARACTERISTICS (cont'd)

		Min.	Typ.	Max.	
V <sub>CE</sub>	(sat) Collector-emitter saturation voltage $I_C = 100 \text{mA}$ , $I_B = 20 \text{mA}$	_	-	0.5	v
h <sub>FE</sub>	Static forward current transfer ratio I <sub>C</sub> = 100mA, V <sub>CE</sub> = 5.0V	10	_	200	
	$I_{\text{C}} = 360 \text{mA}, V_{\text{CE}} = 5.0 \text{V}$	5	-	-	
f <sub>T</sub>	Transition frequency $I_C = 25 \text{mA}, V_{CE} = 10 \text{V},$ $f = 100 \text{MHz}$	_	700	_	MHz
c <sub>tc</sub>	Collector capacitance $V_{CB} = 12V$ , $I_{E} = I_{e} = 0$ , $f = 1.0 MHz$	_	_	4.0	pF
Typi	cal r.f. performance				
	$V_{CE} = 12V, T_{case} = 25^{\circ}C$				
f	Frequency	175*	470		MHz
$P_{i}$	Input power	< 100	100		mW
I <sub>C</sub>	Collector current	< 167	67		mA
Po	Output power	1.0	0	.4	w
η	Efficiency	> 50	50		%

<sup>\*</sup>The transistor can withstand a load mismatch having a v.s.w.r. of 3, varied through all phases for conditions as given above (see also test circuit)

B8403



## Components

 $C_1$ ,  $C_2$ ,  $C_3$ ,  $C_4$  = 4 to 29pF air trimmers


 $L_1$  = 2 turns of 1mm Cu wire, int. dia. 6mm, winding pitch 2mm, leads  $2 \times 10 \text{mm}$ 

 $L_{_{9}}$  = ferroxcube choke coil (Z = 550 $\Omega$  at 175MHz)


 $\rm L_3 = 2~turns~of~1mm~Cu~wire,~int.~dia.~5mm,~winding~pitch~2mm,~leads <math display="inline">\rm 2 \times 10mm$ 

 $L_4 = 3$  turns of 1.5mm Cu wire, int.dia.10mm, winding pitch 2mm, leads  $2 \times 15$ mm

The length of the external emitter wire of the 2N4427 is 1.6mm




## MAXIMUM TOTAL DISSIPATION PLOTTED AGAINST AMBIENT TEMPERATURE




AREAS OF SAFE OPERATION

\*11 Care must be taken to reduce the steady state current to region I before removing the a.c. signal. This may be achieved by appropriate bias in class A. B or C.



## TYPICAL VARIATION OF OUTPUT POWER WITH FREQUENCY AND INPUT POWER



Collector capacitance versus collector-base voltage

Transition frequency versus collector current



# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

## 2N4856 to 2N4861

Silicon n-channel, depletion type, junction field-effect transistors intended for low power chopper or switching applications.


	QUICK REFERENCE	CE DATA			
±V <sub>DS</sub> max.	· ·	N4856 to 2N4 N4859 to 2N4		40 30	v v
P <sub>tot</sub> max.	Total power dissipation $(T_{amb} \leq 25^{\circ}C)$	2N4856 2N4859	360 2N4857 2N4860	2N4858 2N4861	
IDSS min.	Drain current $(V_{DS} = 15V, V_{GS} = 0)$	50	20	8	mA
-V <sub>(P)GS</sub>	Gate-source cut-off voltage $(I_D = 0.5 \text{nA}, V_{DS} = 15 \text{V})$	4-10	2-6	0.8-4	v
r <sub>DS(on)</sub> max.	Drain-source 'on' resistance $(I_D = 0, V_{GS} = 0, f = 1 \text{kHz})$	25	40	60	Ω
-C max.	Feedback capacitance $(V_{DS} = 0, -V_{GS} = 10V, f = 1MF)$	Iz) 8	8	8	pF
t off max.	Turn-off time $(V_{DD} = 10V, V_{GS} = 0)$				
	$I_D = 20 \text{ mA}, -V_{GSM} = 10 \text{ V}$	25	~	-	ns
	$I_D = 10 \text{mA}, -V_{GSM} = 6V$	-	50	-	ns
	$I_D = 5\text{mA}, -V_{GSM} = 4V$	-		100	ns


Unless otherwise stated data are applicable to all types

## OUTLINE AND DIMENSIONS

Conforms to B.S. 3934 SO-12A/SB3-6A J.E.D.E.C. TO-18 Gate connected to the case







All dimensions in mm

D2872

Accessories supplied on request: 56246; 56263

## RATINGS

 $v_{DS} = 15V, \ v_{GS} = 0$ 

Limiting values of operation according to the absolute maximum system.	
Electrical	

				2N4856	2N4859	
				2N4857	2N4860	
				2 <b>N4</b> 858	2N4861	
	±V <sub>DS</sub> max.	Drain-source voltage		40	30	v
	V <sub>DGO</sub> max.	Drain-gate voltage (open	source)	40	30	v
	-V <sub>GSO</sub> max.	Gate-source voltage (ope		40	30	v
	0.00	Gate current (d.c.)			50	mA
	P <sub>tot</sub> max.	Total power dissipation $(T_{amb} \leq 25^{\circ}C)$		3	60	mW
T	'emperature					
	${ m T}_{ m stg}$	Storage temperature		~65 t	o +200	°C
	Тj	Junction temperature		2	200	°c
THERN	MAL CHARAC	TERISTICS				
	R <sub>th(j-amb)</sub>	Thermal resistance from to ambient in free air	n junction		0.49	o <sub>C/mW</sub>
ELECT	RICAL CHAR	ACTERISTICS (T <sub>amb</sub> = 25°	C unless other	wise stat	ed)	
		amo		Min.		
-I <sub>GSS</sub>	Gate cut-off	current DV, V <sub>DS</sub> =0	2N4856 to 2N4	858 -	0	.25 nA
	GD	5V, V <sub>DS</sub> = 0	2N4859 to 2N4			.25 nA
	ub	$V, V_{DS} = 0, T_{amb} = 150^{\circ} C$				.5 μA
	VGS 20	$DS$ amb $DS$ $T$ = 150 $^{\circ}$ C	2N4859 to 2N4	861 -		.5 μA
	GS	$V, V_{DS} = 0, T_{amb} = 150^{\circ}C$	2114000 to 2114	001	Ū	.υ μπ
I <sub>DSX</sub>	Drain cut-of	ff current 5V, -V <sub>CS</sub> =10V		-	0	.25 nA
	$V_{\rm DS} = 18$	$SV, -V_{GS} = 10V, T_{amb} = 15$	0°C	-	0	.5 μΑ
$I_{DSS}$	Drain curre t = 100ms,	nt (pulse measurement, $d \le 0.1$ )				
			ON1405C ON140	FO FO		344 A

2N4856, 2N4859

2N4857, 2N4860

2N4858, 2N4861

50

20

8.0

100

80

mA

mA

mA

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

## 2N4856 to 2N4861

			Min.	Max.	
-V <sub>(BR)GSS</sub>	Gate-source breakdown voltag	;e			
(111)(133	$-I_{G} = 1\mu A, V_{DS} = 0$	2N4856 to 2N4858	40	-	V
		2N4859 to 2N4861	30	-	v
-V <sub>(P)GS</sub>	Gate-source cut-off voltage				
(F)G5	$I_{D} = 0.5 \text{nA}, \ V_{DS} = 15 \text{V}$	2N4856, 2N4859	4.0	10	v
		2N4857, 2N4860	2.0	6.0	V
		2N4858, 2N4861	0.8	4.0	v
V <sub>DS(on)</sub>	Drain-source 'on' voltage				
DS(on)	$I_{D} = 20 \text{mA}, \ V_{GS} = 0$	2N4856, 2N4859	-	0.75	v
	$I_{D} = 10 \text{ mA}, \ V_{GS} = 0$	2N4857, 2N4860	-	0.50	v
	$I_D = 5mA$ , $V_{GS} = 0$	2N4858, 2N4861	-	0.50	v
r DS(on)	Drain-source 'on' resistance				
DS(OII)	$I_{D} = 0$ , $V_{GS} = 0$ , $f = 1kHz$	2N4856, 2N4859	-	25	Ω
		2N4857, 2N4860	-	40	Ω
		2N4858, 2N4861	-	60	Ω
-	rs (common source) -V <sub>GS</sub> =10V, V <sub>DS</sub> =0, f=1MHz				
C <sub>is</sub>	Input capacitance		-	18	pF
-C <sub>rs</sub>	Feedback capacitance		-	8.0	pF

## ELECTRICAL CHARACTERISTICS (contd.)

## Switching times

Delay time Rise time


Turn-off time


$$V_{DD} = 10V, V_{GS} = 0$$

	2N4858 2N4861	2N4857 2N4860	2N4856 2N4859	
mA	5.0	10	20	I <sub>D</sub> =
v	4.0	6.0	10	$-\mathbf{v}_{\mathbf{GSM}}^{-} =$
ns	10	6.0	6.0	max.
ns	10	4.0	3.0	max.
ns	100	50	25	max.

Test circuit:

## Input and output waveforms





		2N4856 2N4859	2N4857 2N4860	2N4859 2N4861
R	=	464	953	1910

50 Ω

 $z_{o}$ 

Pulse generator:			Oscilloscope:
t <sub>p</sub>	=	200 ns	$t_{r} \leq 0.75 \text{ ns}$
-		1 ns	$R_{i} \geq 1 M\Omega$
t <sub>f</sub>	<u>&lt;</u>	1 ns	$C_{i} \leq 2.5 pF$
d	= 0	.02	

# **ACCESSORIES**

c 📕



## **ACCESSORIES FOR TRANSISTORS**

## Section 1 Cooling Clips

PART NUMBER	FOR USE ON J.E.D.E.C.	FOR USE ON OUTLINES J.E.D.E.C. BS 3934	
56200° 56207° 56209° 56226 56227 56263	TO-1 TO-7 TO-1 TO-1 TO-1 TO-18 TO-71 TO-72	SO-21/SB3-10 SO-23/SB4-4 SO-21/SB3-10 SO-21/SB3-10 SO-21/SB3-10 SO-12A/SB3-6A SO-12A/SB8-1B SO-12A/SB4-3	3 4 5 6 7
56265	TO-5 TO-12 TO-33 TO-39	SO-3/SB3-3A SO-3/SB4-1 SO-3/SB4-1 SO-3/SB3-3B	9

<sup>\*</sup>These devices are supplied on a maintenance basis only, they are not recommended for current design

## Section 2 Mounting Accessories

PART NUM	BER DESCRIPTION	FOR USE ON OUTLINES	PAGE
56201A	Insulating bush	TO-3 3.15mm (thick or med	ium
		with 56300)	10
56201B	Mica washer	TO-3 all	10
56239A	Insulating bush	TO-3 1.6mm (medium)	16
56336A	Insulating bush (2kV)	TO-3 3.15mm (thick)	17
56336B	Mica washer (2kV)	TO-3 all	17
56214	Lead washer	TO-3 all	10
56300	Steel spacer	TO-3 0.9 or 1.6mm (thin or	
	•	medium)	11
56218	Top and bottom clamping washer and Mylar washer	TO-5, TO-39 (and TO-12, TO-33 for non-insulated mounting)	12
56245	Insulated distance disc	TO-5, TO-12, TO-33, TO-39	13
56246	Insulated distance disc	TO-18, TO-72	13
56301B	Mica washer	TO-126	14–15
56326	Flat metal washer	TO-126	14–15
56325	Mica washer	TO-220	18
56338	Insulating bush	TO-220	18
56239A	Insulating bush	SO-55 (BS 3934	) 16
56239B	Mica washer	— SO-55 (BS 3934	.) 16


## GENERAL EXPLANATORY NOTES

## ACCESSORIES FOR TRANSISTORS

All information on thermal resistance of the accessories combined with flat heatsinks is valid for square heatsinks of blackeried aluminium.


For a few variations the thermal resistance may be derived as follows:

- a. Rectangular heatsinks (sides a and 2a)
   When mounted with long side horizontal, multiply by 0.95.
   When mounted with short side horizontal, multiply by 1.10.
- Unblackened or thicker heatsinks
   Multiply by the factor B given below as a function of the heatsink size A.





MECHANICAL DATA (Dimensions in mm)




Clip material: brass, nickel plated

## THERMAL CHARACTERISTICS

R<sub>threase-amin</sub> Thermal resistance case to ambient, cooling clip only with heatsink

100 degC/W see graph



## MOUNTING INSTRUCTIONS

Torqu

Torque on nut for good heat transfer: 5kg cm

M3 bolt


washer cooling fin

heatsink lock washer

nut

Mullard

MECHANICAL DATA (Dimensions in mm)




Clip material: aluminium, blackened

## THERMAL CHARACTERISTICS

Rth(case-amb)
Thermal resistance case to ambient, cooling clip only with heatsink

60 degC/W see graph




## MOUNTING INSTRUCTIONS

Torque on M3 bolts for good heat transfer: 5kg cm



MECHANICAL DATA (Dimensions in mm)




Clip material: brass, nickel plated

## THERMAL CHARACTERICTIC

 $R_{th\{case-amb\}} \quad \text{Thermal resistance case to ambient,} \\ \text{cooling clip only}$ 

75 degC/W


MECHANICAL DATA (Dimensions in mm)



## THERMAL CHARACTERISTICS

Rth(case\_amb) Thermal resistance case to ambient, cooling clip only with heatsink


100 degC/W see graph



The thermal resistance values apply to each transistor, provided the two transistors have been mounted so that the heat flow from each one is equal.


## MOUNTING INSTRUCTIONS

Torque on nut for good heat transfer: 5kg cm.





## MECHANICAL DATA (Dimensions in mm)




Clip material: brass, nickel plated

## THERMAL CHARACTERISTICS

Rth(case-amb)


Thermal resistance case to ambient, cooling clip only with heatsink

100 degC/W see graph




## MOUNTING INSTRUCTIONS

Torque on nut for good heat transfer: 5kg cm



## MECHANICAL DATA (Dimensions in mm)



Clip material: copper, tin plated


## THERMAL CHARACTERISTIC

Rth(case-amb) Thermal resistance case to ambient

100 degC/W




## MECHANICAL DATA (Dimensions in mm)



Clip material: aluminium, blackened

## THERMAL CHARACTERISTICS




Rth(case-amb)

Thermal resistance case to ambient, cooling clip only with heatsink


80 degC/W see graph

#### MOUNTING INSTRUCTIONS



ь)






Torque on nut for good heat transfer: 5kg cm.

**Muliard** 


## **MOUNTING ACCESSORIES FOR**

**TO-3 OUTLINE** 

MECHANICAL DATA (Dimensions in mm)



Insulating bush 56201 A



56201B

THERMAL CHARACTERISTIC


 $R_{th(mb-h)}$ 

Thermal resistance mounting-base to heatsink

1 degC/W

56214 Lead washer

MECHANICAL DATA (Dimensions in mm)



THERMAL CHARACTERISTIC

Rth(mb-h)

Thermal resistance mounting-base to heatsink, with mica washer and lead washer

**TEMPERATURE** 

Tmax

Max. allowable temperature

Section A-A


0.75 degC/W

150 °C

Mullard

# MOUNTING ACCESSORIES FOR TO-3 OUTLINE


## 56300 Steel spacer



Section A-A

For use with thin-base devices only.

## MOUNTING INSTRUCTIONS




Torque on nut for good heat transfer: 5kg cm

# MOUNTING ACCESSORIES FOR TO-5, TO-12, TO-33, TO-39 OUTLINES

56218 Top and bottom clamping washers and Mylar washer

MECHANICAL DATA (Dimensions in mm)



#### THERMAL CHARACTERISTICS

Rth(mb-h)

Thermal resistance mounting-base to heatsink,

non-insulated mounting insulated mounting

1 degC/W 6 degC/W

#### **TEMPERATURE**

T<sub>max</sub> Max. allowable temperature

nut

100 °C

## MOUNTING INSTRUCTIONS



top clamping washer



2

bottom clamping washer

mylar washer

Ш




Non-insulated: without items 2 and 3. Note: Item 1 must then be mounted upside down.



# MOUNTING ACCESSORIES FOR TO-5, TO-12, TO-33, TO-39 OUTLINES (cont'd)

#### 56245 Distance disc

MECHANICAL DATA (Dimensions in mm)




**TEMPERATURE** 

Tmax

Max. allowable temperature

100°C

#### 56246 Distance disc



FINITENATORE


 $T_{max}$ 


Max. allowable temperature

100 °C

# MOUNTING ACCESSORIES FOR TO-126 OUTLINE

56301B Mica washer 56326 Steel washer MECHANICAL DATA (Dimensions in mm)





Mica washer

Steel washer

#### THERMAL CHARACTERISTICS


Rth (mb-h)

Thermal resistance mounting-base to heatsink,

without insulating material with mica washer (56301B)

- 1 degC/W
- 4 degC/W


MOUNTING INSTRUCTIONS






# MOUNTING DETAILS TO-126 OUTLINE

#### **METHOD 1**




#### METHOD 2




# MOUNTING ACCESSORIES FOR BS 3934 SO-55B OUTLINE

#### MECHANICAL DATA (Dimensions in mm)



56239A



THERMAL CHARACTERISTIC

Rth(mb-h)

Thermal resistance mounting-base to heatsink

1.5 degC/W


**TEMPERATURE** 

 $T_{max}$ 

Max. allowable temperature

150 °C


#### MOUNTING INSTRUCTIONS



# MOUNTING ACCESSORIES FOR TO-3 OUTLINE

(High Voltage Application, up to 2kV)

56336A Insulating bush 56336B Mica washer



Dimensions in mm

#### THERMAL CHARACTERISTICS

 $R_{th(mb-h)}$  Thermal resistance, mounting -base to heatsink 1°C/W


The use of a heatsink compound is essential. When the mica washer is used, the compound must be applied to both sides of the washer.

Mullard

#### **MOUNTING ACCESSORIES FOR TO-220**

#### → 56325 Mica washer

MECHANICAL DATA



Dimensions in mm

THERMAL RESISTANCE

From mounting base to heatsink  $R_{th(mb^-h)} = 2.5^{\circ}C/W$ .

#### → 56338 Insulating bush

MECHANICAL DATA

Dimension in mm







# ABRIDGED DATA FOR EARLIER TYPES





### ABRIDGED DATA FOR EARLIER TYPES

Abridged data only are given in these tables. Full data for these types are available on request GERMANIUM TRANSISTORS

					num R	atings			h		at	f <sub>T</sub>	V <sub>CE(sat)</sub>	at	t		oical
Type No.	Polarity	Outline	νсв	VCE	ICM	I <sub>C(AV)</sub>	Ťį	P <sub>tot</sub> at 25°C		max.	. I <sub>c</sub>	min.	max.	Ic	l <sub>B</sub>	pow at	er gain
NO.		'	(V)	(V)	(mA)	(mA)	(°C)	(mW)	<b>)</b>		(mA)	(MHz)	(V)	(mA)	(mA)	(dB)	(MHz)
ACY17	p-n-p	TO-5	~70	-60	2A	500	90	260	50**	150	300	1.	-0.35	500	25		
ACY18	p-n-p	TO-5	~50	-40	2A	500	90	260	40**	120	300	1.	-0.35	500	25		
ACY19	p-n-p	TO-5	-50	-40	2A	500	90	260	80**	250	300	1.3*	<b>-0</b> ⋅35	500	25		
ACY20	p-n-p	TO-5	-40	-32	2A	500	90	260	50**	145	50	1.	-0.2	50	1.3	-	
ACY21	p-n-p	TO-5	-40	-32	2A	500	90	260	90**	250	50	1.3*	-0∙2	50	1.3	-	_
ACY22	p-n-p	TO-5	-20	-20	2A	500	90	260	30**	300	300	1*	<b>-0</b> ⋅35	500	25		
ACY39	p-n-p	TO-5	-110	-75	2A	500	90	260	50**	150	300	1*	-0.35	500	25		
ACY40	p-n-p	TO-5	-32	-32	2A	500	90	260	30	70	300	0.8*	-0-35	500	25		
ACY41	p-n-p	TO-5	-32	-32	2A	500	90	260	50**	250	300	0.6*	-0⋅35	500	25		
ACY44	p·n-p	TO-5	<b>–</b> 50	-40	2A	500	90	260	30	100	1	1.	-0·2	50	1.3		
ADY26	p-n-p	TO-36	~80	-60	30A	25A	90	100W	40**	120	5A	_	-0.5	25A	2·5A	_	_
ADZ11	p-n-p	TO-36	-50	-40	20A	15A	90	45W		120	1·2A	80kHz	<b>−1·0</b>	15A	2A		-
ADZ12	p-n-p	TO-36	-80	-60	20A	15A	90	45W	40**	120	1·2A	100kHz	-1.0	15A	2A	'	\
AF114	p-n-p	TO-7	-20	-20	10	10	75	85	40		1	75*				14	100
AF115	p-n-p	TO-7	-20	-20	10	10	75	85	40		1	75*				13	100
AF116	p-n-p	TO-7	-20	-20	10	10	75	85	40	_	1	75°	_			25	10.7
AF117	p-n-p	TO-7	-20	-20	10	10	75	85	40		1	75*		-	<b> </b>	42	0.4
ASY26	p-n-p	TO~5	-30	-15	300	200	85	150	30	80	20	4	-0.2	10	0.3		-
ASY27	p-n-p	TO-5	-25	-15		200	85	150	50**	150	20	6	-0⋅2	10	0.2	-	
ASY28	n-p-n	TO-5	30	15	300	200	85	150	30	80	20	4	0.2	10	0.3	_	_

\*typical \*\*h<sub>FE</sub>





Type No.	Polarity	Outiline	V <sub>CB</sub>	Maxir V <sub>CE</sub>	num Ra	tings	Ti	P <sub>tot</sub>	h, min.	'e max.	at I <sub>C</sub>	f <sub>T</sub>	V <sub>CE(sat)</sub> max.	a I <sub>C</sub>	t I <sub>B</sub>	Typ Powe	er gain
NO.			(V)	(V)	(mA)	(mA)	(°C)	(mW)			(mA)	(MHz)	(V)	(mA)	(mA)	(dB)	(MHz)
ASY29 ASZ21 OC20 OC22 OC23	n-p-n p-n-p p-n-p p-n-p p <sup>1</sup> n-p	TO-5 TO-18 TO-3 TO-3 TO-3	25 -20 -100 -47 -55	15 -15 -75 -32 -40	300 50 10A 2A 2A	200 30 8A 1A 1A	85 85 90 90	150 120 30W‡ 22·5W† 22·5W†	50**	150 75 —	20 10 1A 1A 1A	10 300 0·25 2 2·5	0·2 -0·35  -0·6* -0·4*	10 10 — 1A 1A	0·2 1·0 — 30 30	— — —	1 - 1 - 1
OC24 OC25 OC41 OC42 OC43	p-n-p p-n-p p-n-p p-n-p	TO-3 TO-3 SO-2 SO-2 SO-2	-47 -40 -16 -16 -15	-40 -40 -15 -15 -15	2A 4A 150 150 150	1A 4A 50 50 50	90 90 75 75 75	22·5W† 22·5W† 112 112 112		80 90 — 200	1A 1A 10 10 50	2·5 0·25 3 5·5 12	-0·4* -0·2 -0·2 -0·2 -0·28	1A 50 50 125	30  3 1·5 7		
OC44 OC45 OC70 OC71 OC72	p-n-p p-n-p p-n-p p-n-p p-n-p	SO-2 SO-2 SO-2 SO-2 SO-2	-15 -15 -30 -30 -32	-15 -15 -30 -30 -32	10 10 50 50 250	5 5 10 10 125	75 75 75 75 75	70 70 125 125 125	40 25 20 41 45	225 125 40 — 120	1 1 0·5 1 10	7·5 3 5kHz 5kHz 0·33	-0·15 -0·15 -0·33 -0·21	8 9 9	0·5 0·5 0·5 0·5		
OC75 OC76 OC77 OC139 OC140	p-n-p p-n-p p-n-p n-p-n n-p-n	SO-2 SO-2 SO-2 SO-2 SO-2	-30 -32 -60 20 20	-30 -32 -60 20 20	50 250 250 250 250 400	10 125 125 250 400	75 75 75 75 75	125 125 125 145 145	60 45 45 20 50	130 — 84 150	3 10 10 15 15	0·9 0·35 0·35 3·5 4·5	-0·21 - - 0·22 0·22	9  50 50	0·5 — 3 1·2		
OC141 OC170 OC171	n-p- <i>n</i> p-n-p p-n-p	SO-2 TO-7 TO-7	20 -20 -20	20 -20 -20	400 10 10	400 10 10	75 75 75	145 85 85	80 40 40	200 —	15 1 1	9·0 75° 75°	0·22 — —	50 —	0·7 —		10 100

\*typical

 $^{\bullet \bullet}h_{FE}$   $†T_{case} ≤ 25°C$ 

‡T<sub>case</sub> ≤ 45°C

## SILICON TRANSISTORS

Type No.	Polarity	Outline	V <sub>сво</sub>	Maxir V <sub>CEO</sub>	num Ra	tings	T <sub>i</sub>	P <sub>tot</sub>	h <sub>i</sub> min.	max.	at I <sub>C</sub>	f <sub>⊤</sub> min.	V <sub>CE(sat)</sub> max.	a I <sub>C</sub>	t I <sub>B</sub>	ton	t <sub>off</sub>	at
NO.			(V)	(V)	(mA)	(mA)	(°C)	(mW)			(mA)	(MHz)	(V)	(mA)	(mA)	(ns)	(ns)	(mA)
BC146	n-p-n	μ min.	20	20	50	50	125	50	80	550	0.2	150*	0.18	2.0	_	-	]	_
BC186	p-n-p	TO-18	-40	-25	200	100	175	300	40	200	2.0	50	-0.5	50	5		— <u> </u>	
BC187	p-n-p	TO-18	-30	<b>–25</b>	200	100	175	300	100	500	2.0	50	-0.5	50	5			
BC200	p-n-p	μ min.	-20	-20	50	50	125	50	50	400	0.2	90*	<b>-0·2</b> *	2.0	<b>)</b> —	l — i		
§BCY55	n-p-n	Block	45	45	60	30	125	300	200	600	10	50	1.0	10	0.5	-	-	_
BCZ11	p-n-p	SO-2	-30	-25	100	50	150	250	15	50	20	0.9	-0·55	20	3	_	_	
BD115	n-p-n	TO-39	245	180	200	150	200	6†	22	<b> </b> _	50	145*	9.0	100	10	l — :		
BD121	n-p-n	TO-3	60	35	5A	5A	175	45W	30	( <u> </u>	1A	60	0.65	1A	100	<b>—</b>		
BD123	n-p-n	TO-3	90	60	5A	5A	175	45W	30		1A	60	0.65	1A	100			_
BD124	n-p-n	SO-55	70	45	4A	2A	175	15W	35	_	500	60	0.50	2A	200			_
BDY10	n-p-n	TO-3	50	40	4A	2A	175	150W†	10	50	2A	1.0	0.7	2A	400	_		
BDY11	n-p-n	TO-3	100	70	4A	2A	175	150W†	10	50	2A	1.0	0.7	2A	400	-		_
BDY60	n-p-n	TO-3	120	60	10A	5A	175	15W	45	450	500	100	0.7	5A	500	120	350	5A
BDY61	n-p-n	TO-3	100	60	10A	5A	175	15W	45	450	500	100*	0.9	5A	500	120	350	5A
BDY62	n-p-n	TO-3	60	30	10A	5A	175	15W	45	450	500	100*	0.9	5A	500	120	350	5A
BF115	n-p-n	TO-72	50	30	30	30	175	145	48	_	1	230*		_				<del></del>
BF167	n-p-n	TO-72	40	30	25	25	175	130		] ]		350*	_	_	l —	_		
BF173	n-p-n	TO-72	40	25	25	25	175	260	—			550*			-	_		
BF177	n-p-n	TO-5	100	50	60	50	200	600	20		15	120*			_			
BF178	n-p-n	TO-5	160	115	50	50	200	600	20	-	30	120*	_		_	_	_	_

\*typical

 $\dagger T_{mb} \leqq 25^{\circ} C$ 

§Dual transistor



## **SILICON TRANSISTORS (cont.)**

Type No.	Polarity	Outline	V <sub>сво</sub> (V)	Maxim V <sub>CEO</sub> (V)		tings I <sub>C(AV)</sub> (mA)	T <sub>i</sub> (°C)	P <sub>tot</sub> at 25°C (mW)	h <sub>i</sub> min.	e max.	at I <sub>C</sub> (mA)	f <sub>T</sub> min. (MHz)	V <sub>CE(sat)</sub> max. (V)	lc	I <sub>B</sub>	t <sub>on</sub>	t <sub>off</sub>	at (mA)
BF179 BF182 BF183 BF262 BF263	n-p-n n-p-n n-p-n n-p-n n-p-n	TO-5 TO-72 TO-72 T pack T pack	250 25 25 30 30	115 20 20 20 20	50 15 15 20 20	50 15 15 20 20	200 175 175 125 125	500 150 150 120 120	20		20 — — —	120* 650* 800* 650* 525					-	
BF264 BFS18R BFS19R BFS92 BFS93	n-p-n n-p-n n-p-n p-n-p p-n-p	T pack μ min. μ min. TO-39 TO-39		20 20 20 -60 -60	20 30 30 1A 1A	20 30 30 1A 1A	125 125 125 200 200	120 110 110 5W†		125 225 —	1·0 1·0 150 150	400 200* 260* 70* 70*	 -1·0 -1·0	  500 500	— — 50 50		1111	
BFS94 BFS95 BFW16 BFW17 BFW45	p-n-p p-n-p n-p-n n-p-n n-p-n	TO-39 TO-39 TO-5 TO-5 TO-39	-80 -40 40 40 165	-40 -35 25 25 130	1A 1A 300 300 100	1A 1A 150 150 50	200 200 200 200 200 200	5W† 5W† 1·5W‡ 1·5W‡ 2·5W‡	70 25 25		150 150 150 150 150	70° 70° 1200° 1100° 80	-0·7 -0·7 - - 3·0	500 500 — 10	50 50 — — 1		11111	
BFW57 BFW58 BFW59 BFW60 BFW87	n-p-n n-p-n n-p-n n-p-n p-n-p	Lock-fit Lock-fit Lock-fit Lock-fit Lock-fit	80 40 40	60 60 35 35 –60	1A	500 500 500 500 500	125 125 125 125 125 125	350 350 350 350 300	80 50 80 50 80	   320	100 100 100 100 100	80 80 80 80 100	0·7 0·7 0·7 0·7 –0·4	500 500 500 500 150	50 50 50 50 50	   50	   290	

<sup>\*</sup>typical  $\ddagger T_{case} \le 125^{\circ}C$   $\dagger T_{mb} \le 50^{\circ}C$ 

## SILICON TRANSISTORS (cont.)

				Maxim	um Ra	atings			h		at	f <sub>T</sub>	V <sub>CE(sat)</sub>	a	t	ton	t <sub>off</sub>	at
Type	Polarity	Outline	$V_{CBO}$	V <sub>CEO</sub>	Icm	C(AV)	Ti	tot	min.	max.	Ic	min.	max.	l <sub>c</sub>	1 <sub>B</sub>	1		
No.			(V)	(V)	(mA)	(mA)	(°C)	at 25°C (mW)			(mA)	(MHz)	(V)	(mA)	(mA)	(ns)	(ns)	(mA)
BFW88	p-n-p	Lock-fit	-60	-60	500	500	125	300	40	130	150	100	-0.4	150	15	50	290	100
BFW89	p-n-p	Lock-fit	-40	-40	500	500	125	300	80	320	150	100	-0.4	150	15	50	290	100
BFW90	p-n-p	Lock-fit	-40	-40	500	500	125	300	40	120	150	100	-0.4	150	15	50	290	100
BFW91	p-n-p	Lock-fit	-20	-20	500	500	125	300	40	125*	150	100	<b>–</b> 0·4	150	15	50	290	100
BFW92	n-p-n	T pack	25	15	50	25	125	130	20	150	2.0	1600*	0.75	20		<b> </b> —	_	
BFX12	p-n-p	TO-18	-20	<b>–15</b>	140	100	200	300	20	60	10	150	<b>-0</b> ⋅25	10	1	_	_	_
BFX13	p-n-p	TO-18	-20	-15	140	100	200	300	50	250	10	150	<b>0</b> ⋅25	10	1	_	( <u> </u>	_
BFX34	n-p-n	TO-39	120	60	5A		200	870	40	150	2A	70	1.0	5A	500	210	340	5A
BFX37	p-n-p	TO-18	-60	-60	50	50	200	360	100	170*	10	1 1	0.25	10	0.5			_
BLY17	n-p-n	TO-36	100	100**	10A	10A	175	100W†	5	_	5A	50	2.0	10A	2A		-	
BSS27	n-p-n	TO-39	70	45	1A	1A	200	800	25	_	500	400*	0.4	500	35	25	40	500
BSS28	n-p-n	TO-39	50	30	1A	1A	200	800	30	_	500	400*	0.5	500	35	25	45	500
BSS29	n-p-n	TO-39	50	30	1A	1A	200	800	20	_	500	400*	0.5	500	35	30	50	500
BSW41	n-p-n	TO-18	40	25	500	300	200	1W	20		500	250	0.5	150	15	50	100	300
BSW65	n-p-n	TO-5	80	80	2A	1A	200	800	40	_	100	80*	0.4	500	5.0		-	_
BSW69	n-p-n	Plastic	150	150	50	50	125	125	30	_	4	130*	4.0	20	1.0	_	_	_
BSX12	n-p-n	TO-39	25	12	1A	1A	200	3W‡		120	300	450	0.33	300	30	11	19	1A
BSX12A	n-p-n	TO-39	25	15	1A	1A	200	3W‡		120	300	450	0.33	300	30	11	19	1A
BSX44	u-b-u	TO-18	15	6	200	-	200	300	30	150	20	600	0.45	50	5∙0	20	15	20
BSX76	n-p-n	TO-18	20	20	400	200	200	350	35	_	10	50	0.35	50	2.5	40	80	100

\*typical

\*\* $V_{CER}$  ( $R_{BE} \leq 10\Omega$ )

†T<sub>mb</sub>≤25°C

 $\ddagger T_{case} \le 95^{\circ}C$ 





## **SILICON TRANSISTORS (cont.)**

Type No.	Polarity	Outline	000	VCEO		I <sub>C(AV)</sub>	T <sub>j</sub>	at 25°C	h min.	FE max.	at I <sub>C</sub>	f <sub>T</sub> min.	V <sub>CE(sat)</sub> max.	l <sub>C</sub>	18	ton	t <sub>off</sub>	at
		_	(V)	(V)	(mA)	(mA)	(°C)	(mW)			(mA)	(MHz)	(V)	(mA)	(mA)	(ns)	(ns)	(mA)
BSX77	n-p-n	TO-18	40	20	400	200	200	350	40	120	10	100	0.35	50	2.5	40	80	100
BSX78	n-p-n	TO-18	40	20	400	200	200	350	80	240	10	100	0.35	50	2.5	40	80	100
BSY26	n-p-n	TO-18		15	200	100	175	300	20	60	10	200	0.35	10	1	27	130	10
BSY27	n-p-n	TO-18		15	200	100	175	300	40	120	10	200	0.35	10	1	27	130	10
BSY38	n-p-n	TO-18	20	15	200	100	175	300	15	45	100	350*	0.6	100	10	14	45	100
BSY39	n-p-n	TO-18	20	15	200	100	175	300	20	70	100	350*	0.6	100	10	14	45	100
BSY40	p-n-p	TO-18	25	-20	140	100	200	300	25	60	10	140	<b>–</b> 0·2	10	1	25	100	50
BSY41	p-n-p	TO-18		-20	140	100	200	300	50	200	10	140	<b>–</b> 0·2	10	1	25	100	50
BSY95	n-p-n	TO-18		15	200	100	140	150	50	200	10	200	-0.35	10	0.2			<del>-</del> .
BU105	n-p-n	TO-3	1500	1500	2·5A	2·5A	115	10W		_	-	7.5*	5∙0	2·5A	1.5A	-	750	2A
OC200	p-n-p	SO-2	-30	-25	100	50	150	250	10	50	20	0.45	<b>-0</b> ⋅55	20	3	_		
OC201	p-n-p	SO-2	-25	-20	100	50	150	250	10	70	20	2.0	<b>–</b> 0·55	20	3		-	_
OC202	p-n-p	SO-2	-15	-10	100	50	150	250	24	125	20	1.4	-0.55	20	3	\	_	_
OC203	p-n-p	SO-2	-60	-50	100	50	150	250	10	50	20	0.3	-0.55	20	3	<u> </u>		<del>-</del> .
OC204	p-n-p	SO-2	<b>–32</b>	-32	500	250	150	125	10	30	150	0.45	<i>–</i> 0·56	125	17	_	_	_
OC205	p-n-p	SO-2	-60	-60	500	250	150	125	10	50	150	0.45	-0.56	125	17	_	_	
OC206	p-n-p	SO-2	-32	-32	500	250	150	125	16	120	150	0.85	<b>–</b> 0⋅55	125	17			
OC207	p-n-p	SO-2	-50	-50	500	250	150	310	12	70	150	2.0	-0.56	150	17	-	_	

# **INDEX**

## INDEX to Book 1 (Parts 1 & 2)

		PER TO BOOK	r (Farts 1 & Z)		
Type Number	Part/ Section	Suggested alternative	Type Number	Part/ Section	Suggested alternative
AC127 AC128/2-AC128 AC128/AC176 AC176 AC187	1B 1B 1B 1B 1B		BCY70 BCY71 BCY72 BCY87/8/9 BCZ11	1B 1B 1B 1B D*	
AC188 ACY17 to 22 ACY39 to 41 ACY44 AD140/2-AD140	1B D* D*	AC128 AC128 AD149	BD115 BD121/3 BD124 BD131/2-BD131 BD132	D* D* 1B 1B	BDY92/60
AD149/2-AD149 AD161 AD161/2 AD162 ADY26	1B 1B 1B 1B D*		BD133 BD135 to 140 BD181 to 184 BD201 to 204 BD232	1B 1B 1B 1B 1B	
ADZ11/12 AF114 to 117 AFY19 ASY26 to 29 ASY67	D D D.	BFX88 BCY70	BD233 to 238 BD262/A/B - BD263/A/B BD433 to 438 BDX35/6/7	1B 1B 1B 1B 1B	
ASZ20 ASZ21 ASZ23 BC107/8/9 BC146	D*	BCY70 BCY70 BCW32R	BDX42/3/4 BDX62/A/B BDX63/A/B BDX64/A/B BDX65/A/B	1B 1B 1B 1B	
BC147/8/9 BC157/8/9 BC186/7 BC200 BC327/8	1B 1B D* 1B	BCY70 BCW30R	BDY10/11 BDY20/2-BDY20 BDY38/2-BDY38 BDY60/1/2 BDY90 to 95	D* 1B 1B D* 1B	BDY20
BC337/8 BC547/8/9 BC557/8/9 BCW29R/30R BCW31R to 33R	1B 1B 1B 1B 1B		BDY96/7/8 BF115 BF167 BF173 BF177/8/9	1B D* D*	BF196 BF197
BCW69R to 72R BCX17/18 BCX19/20 BCX21 BCX31 to 34	18 18 18 18 18		BF180 BF181 BF182 BF183 BF184/5	1B 1B D*	BF194/5
BCX35 to 37 BCY30/1/2/3/4 BCY38/9/40 BCY54 BCY55	1B 1B 1B 1B D'	BCY87	BF194 BF195 BF196 BF197 BF200	1B 1B 1B 1B 1B	

<sup>\*</sup>Not recommended for the design of new equipment. Full data for these types are available on request.

BF245A/B/C BF262/3 BF264 BF324 BF336/7/8 BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	1B D' D' 1B 1B	BF362/3	BFY50/1/2 BFY53 BFY90 BGY22/A BGY23/A	2B 2B 2B	
BF262/3 BF264 BF324 BF336/7/8 BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	D* D* 1B 1B 1B	BF362/3	BFY53 BFY90 BGY22/A	2B 2B	
BF264 BF324 BF336/7/8 BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	D* 1B 1B 1B	BF302/3	BFY90 BGY22/A	2B	
BF324 BF336/7/8 BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	1B 1B 1B 1B		BGY22/A		
BF336/7/8 BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	1B 1B 1B		, .		İ
BF355 BF362/3 BF450/1 BFQ10 to 16 BFR29	1B 1B		BGY23/A	2B	
BF362/3 BF450/1 BFQ10 to 16 BFR29	1B		23125/7	2B	
BF450/1 BFQ10 to 16 BFR29	1	l	BLX13	2B	
BFQ10 to 16 BFR29	1		BLX14	2B	
BFQ10 to 16 BFR29	1 B		BLX65	2B	į
BFR29	2B		BLX66	2B	
RER30/1	2B		BLX67	2B	
	20		DI VOO		
•	2B		BLX69	2B	
BFR63/4	2B		BLX91	2B	
BFR90	2B		BLX92	2B	
BFR91	2B		BLX93	2B	
BFR92	2B		BLX94	2B	
BFR93	2B		BLY17	D.	BLX14
BFS17R	2B		BLY33/4	1 -	DEX14
BFS18R/19R		BFS20R	1	2B	
	D.	BF52UH	BLY35	2B	
BFS20R	2B		BLY36	) 2B	
BFS21/21A	2B		BLY53A	2B	
BFS28	2B		BLY55	2B	
BFS92 to 95	D.	BCX35-37	BLY83	2B	
BFT24	2B		BLY84	2B	
BFT25	2B		BLY85		
		'	1	2B	
BFW10/11	2B		BLY89A	2B	
BFW16	D.	BFW16A	BLY90	2B	
BFW16A	2B	'	BLY93A	2B	
BFW17	D.	BFW17A	BLY94	2B	İ
BFW17A	2B		BLY97	2B	
BFW30	2B		BRY39	2B	
BFW45	D.	BSX21	BSS27/8/9	D*	BSX59
BFW57/8/9/60	D.		BSS40/1	2B	
	_	BCX32-34	1	,	İ
BFW61	2B		BSS50/1/2	2B	DEDOO'D CHO
BFW87 to 91	} D.	BFX85	BSV22	D.	BFR29/BSV8
BFW92	D.	BFS17R	BSV52R	2B	
BFW96	D.	BFR29/BSV81	BSV64 BSV68	2B 2B	
BFX12/13	D.	BCY70	1 83 4 00		l
BFX29	2B		BSV78/9/80	2B	
BFX30		'	BSV81	2B	
BFX34	2B	BSV64	BSW41 BSW65	D.	BFX85
DEVOT	1 _		534435		21,700
BFX37	D.	BCY70	BSW66/7/8	2B	
BFX63	D.	BFR29/BSV81	BSW69	D.	ĺ
BFX84/5/6	2B		BSX12/12A	D.	l
BFX87/8	2B		BSX19/20	2B	
BFX89	2B		BSX21	2B 2B	

<sup>\*</sup>Not recommended for the design of new equipment. Full data for these types are available on request.

Type Number	Part/ Section	Suggested alternative	Type Number	Part/ Section	Suggested alternative
BSX44 BSX59/60/61 BSX76/7/8 BSX82 BSY26/7	D* D* D*	BSX19 BFR29/BSV81 BSX19/20	2N3375 2N3442 2N3553 2N3632 2N3823	2B 2B 2B 2B 2B 2B	
BSY38/9 BSY40/1 BSY95 BSY95A BU126	D* D* 2B 2B	BCY70	2N3866 2N3966 2N4091/2/3 2N4347 2N4391/2/3	2B 2B 2B 2B 2B 2B	
BU133 BU204/5/6 BU207/8/9 OC20 OC22/3/4/5	2B 2B D' D'		2N4427 2N4856 to 4861 56200 56201A 56201B	2B 2B C C	
OC26 OC28/9 OC35/6 OC41/2/3/4/5 OC70/1/2	2B 2B D'	AD149 AC128	56207 56209 56214 56218	ccc	
OC75/6/7 OC122/3 OC139/40/41 OC170/1 OC200 to 207	D. D.	AC128 BFX87	56226 56227 56239A 56239B 56245	00000	,
2N1613 2N1711 2N2297 2N2369A 2N2904/4A	2B 2B 2B 2B 2B		56246 56263 56265 56300 56301B	00000	
2N2905/5A 2N2906/6A 2N2907/7A 2N3053 2N3055	2B 2B 2B 2B 2B		56325 56326 56336A 56336B 56338	00000	

<sup>\*</sup>Not recommended for the design of new equipment. Full data for these types are available on request.

## **TRANSISTORS**

CONTENTS

